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Abstract
High power radio frequency (RF) applications have become important because of
a growing demand from the wireless market. With their superior switching speed, power
Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) have become one of
the well-known technologies used in high power RF systems. The primary focus of this
thesis work was the development, fabrication, and characterization of discrete Verticaldrain lateral-Diffused MOS (VDMOS) power transistors using an interdigitated
source/gate design. Several types of high power devices were also presented for
comparison to the VDMOS structure. This thesis describes the overall purpose and the
objectives of the proposed project, and provides the methodology used to complete these
objectives. This project supports a new development initiative of the project sponsor,
Spectrum Devices, Inc., who has been working with RIT in power bipolar technologies
over the last two years.
The process steps to create a 50 V power VDMOS transistor structure were
designed using Silvaco ATHENA (SUPREM-IV) process simulation. Typical power
VDMOS transistor fabrication steps were used as a starting point with modifications to
include Faraday and UIS implant steps to address certain parasitic effects. The Faraday
shield implant was performed to shift the parasitic gate- field capacitance over to the input
side of the device, which should dramatically improve the frequency response of the
device. The UIS implant was used to reduce the parasitic BJT of a power VDMOS
transistor. The implementation of the proposed structure also eliminated the need for an
added masking operation for each implant step, and kept the structure self- aligned to the
gate stack. This eliminated potential overlay tolerances and error that may be encountered
iv

in photolithography steps. The initial process parameters were carefully varied and
adjusted to meet the target specifications (such as threshold voltage, breakdown voltage,
gate oxide thickness, etc.) using ATHENA and ATLAS simulation software.
After the device fabrication was completed, DC testing was performed on the
fabricated VDMOS transistors both at RIT and at Spectrum Devices. A successful
extraction of the transfer curves, family of curves, and breakdown voltage plots both in
low and high current settings was achieved. The designed process produced a power
VDMOS with a breakdown voltage of up to 180 V, a threshold voltage of ~3.8 V, a
transconductance up to ~7 mhos, and an operating current of nearly 5 A. The
experimental results were compared to the target specification provided by Spectrum
Devices. In addition, impacts of the Faraday shield implant on the breakdown voltage and
terminal capacitances of a VDMOS device were verified through DC testing. Preliminary
wafer- level AC testing was performed and demonstrated the functional performance of
the device up to 100 kHz frequency range. Although it would be interesting to see the
impact of UIS implant step on a device performance, no AC test was yet to be performed.
This work presented the first power VDMOS transistors successfully fabricated
and characterized at RIT. With the data and information obtained from this thesis project,
process modifications and adjustments should yield devices with improved performance.
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Chapter 1

Introduction and Motivation
1.1

Introduction
Solid-state power devices are capable of handling a wide range of currents and

voltages. These devices typically handle currents in excess of 1 ampere (A) [1]. Some
devices carry currents of > 10 kA, whereas some devices withstand voltages in excess of
> 4 kV. Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) for power
management applications have a wide range of maximum voltage ratings from 10 to
1500 volts (V). Low voltage ratings (< 30 V) are typically used for power switches in
portable electronic equipment including laptops, personal computers (PCs), cell phones,
and personal digital assistants (PDAs). Medium voltage ratings (30 V to 100 V) are used
in industrial and automotive applications. High voltage ratings (> 100 V) are generally
used in motor control, power supplies, and telecommunications. Fig. 1.1 shows a plot of
device current rating versus voltage rating for several solid state power devices
applications [1].

Device Current Rating (Ampere)

1000

100

10

Power
Supply

AC
Motor
Control

Auto
motives

Lamp
Ballast

1

Telecom.
Circuits
0.1
Display
Drives
0.01
10
100
1000
10000
Device Voltage Rating (Volts)

Fig. 1.1. Plot of device current rating vs. device voltage rating for solid state power
device applications. Adapted from [1].
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Although solid-state power MOSFETs utilize semiconductor processing
techniques that are comparable to those of conventional very large scale integration
(VLSI) circuits, voltage and current levels are much different from the design used in
VLSI devices. While the basic physics of conventional integrated circuit (IC) devices is
applicable, additional concepts need to be considered when high power bipolar junction
transistors (BJTs) and MOSFETs are used in power applications. A high blocking voltage
in the off-state and a high current capacity in the on-state – two characteristics associated
with power devices – usually exceed the limitations of modern conventional transistors to
perform as a high-power switch.
1.2

Advantages, Disadvantages, and Characteristics Comparison with BJT
The driving reason for the invention of the power MOS transistor is the

performance limitations associated with BJTs as a switching device for power
applications. Table 1.1 compares the major characteristics of a power MOSFET to that of
a power BJT [2].

Table 1.1. The characteristic comparison of BJT and MOSFET [2].

2

A conventional BJT is a current-driven device. A large amount of base drive
current – as high as one- fifth of the collector current – is needed to keep the BJT device
in the on-state. A fast turn-off response requires a large amount of reverse base drive
current [ 3 ]. Furthermore, BJT devices present a low input impedance characteristic
because they are driven by current from the base-emitter input. In general a complex and
expensive driving circuit is required for the low impedance input, which is a drawback of
a BJT device [4]. In contrast, a MOS transistor is a voltage driven device that produces
low gate leakage currents. Even when high currents are being switched, gate leakage does
not exceed few nano amperes [5]. Since the driving power during switching is small due
to low gate current, the driving circuit is simpler and cheaper compared to that of BJTs
[6]. Fig. 1.2 shows typical driving circuits for both the BJT and MOSFET for a power
switching application. The BJT requires substantial drive circuits to provide forward and
reverse base current, whereas the power MOSFET requires only the application or the
removal of a relatively small amount of charge at turn-on and turn-off [7].

Fig. 1.2. Driving circuits for a typical (a) BJT and (b) power MOSFET [7].
3

BJTs are described as a minority carrier device in which injected minority carriers
recombine with majority carriers. A disadvantage of this mechanism is that it limits the
device switching speed. Presence of minority carriers makes the switching speed of BJTs
several orders of magnitude slower than a MOS transistor (with no charge-storage
mechanism) of similar size and voltage ratings. Hence, power MOSFET is capable of
higher operating frequencies than BJT [3 ]. Note that power BJT switching speed is
limited by minority carrier storage, rather than base transit time limitation in high-speed
TTL and ECL logic (a conventional BJT).
A MOS transistor tends to slow down at elevated temperatures. This effect makes
MOS transistor more resistive at increased temperatures and less vulnerable to thermal
runaway effect experienced by BJTs. At high voltage and high current, BJTs suffer from
thermal runaway that leads to a second breakdown. If any local hot spot develops in BJTs,
a larger current will flow at that spot, and further heating of the device happens (because
of the negative temperature coefficient of resistance characteristic of BJT devices). When
a hot spot develops on the BJT structure, all power will concentrate in one spot and local
temperature will be so high that device destruction follows immediately. For a MOS
configuration, if the current in a certain cell begins to increase, the resulting increased
temperature will increase the on-resistance of that cell, thus self- limiting the current.
Devices can be easily configured in parallel since this promotes an even distribution of
current [3, 4].
One of the important device characteristics is its safe operating area (SOA). The
SOA is a graphical representation of the simultaneous current and voltage ratings of a
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device at which it can be safely used. For a power MOSFET, SOA is defined by the
maximum drain current at 25 ºC, the breakdown voltage (the maximum blocking voltage),
and the maximum power dissipation. In addition to these factors, the second breakdown
effect reduces the SOA of a BJT device. Fig. 1.3 shows SOA of a typical BJT and
MOSFET device. In this figure, the reduction of SOA due to the second breakdown can
be seen [7] for BJT (a dotted line), while MOSFET (a solid line) does not have this effect.
The area of SOA is wider for MOSFET than BJT.

Fig. 1.3. The safe operating area (SOA) of BJT and MOSFET device. Reduced
performance of BJT (dotted line) due to the second breakdown limit can be seen [7].
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One drawback of a power MOS transistor is its lower voltage and current rating as
compared with BJT due to the MOS transistor’s on-state resistance. Fig. 1.4 shows the
current and voltage limitations of BJT sand MOS transistors. For voltage ratings smaller
than 100 V, MOS and BJT have similar on-state voltage drops. However, at higher
voltage ratings (> 200 V), the on-state voltage drop of MOS becomes higher than that of
a similar size BJT with similar voltage ratings [7]. This simply means that the conduction
loss of a MOSFET is larger than that of a BJT at higher voltage ratings. This fact makes
it more attractive to use BJTs for higher voltage applications at the expense of frequency
response.

Fig. 1.4. Maximum current and breakdown (hold-off) voltage limitations faced with MOS
transistors and BJTs [3].
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1.3

Conventional MOSFET vs. Power MOSFET
For high power applications, a conventional lateral MOSFET structure, shown in

Fig. 1.5, cannot be easily scaled for two main reasons. First, in high power applications, a
wider spacing between drain and source is needed to obtain a high voltage blocking
capability. For the drain junction to have a high blocking voltage, the channel length must
exceed the thickness of the space charge (SC) region on the channel side of the drain
junction to avoid punchthrough. To support the high drain voltage and to avoid
punchthrough, a great amount of valuable surface area of the semiconductor is wasted
using a lateral structure. In addition, having a longer channel will increase channel
resistance and reduce the current rating of the device. Second, in the lateral MOSFET
structure, all connections – source, drain, and gate – are made on the same, upper surface.
This simply complicates the metallization required for each power device. Both effects
consume valuable area, generating a low silicon utilization factor. For these reasons, the
simple lateral MOSFET structures are rarely used as power discrete devices [7].

Fig. 1.5. The cross-sectional view of a conventional MOS transistor. Simply scaling up
this structure will not work to be used for power applications [7].
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1.4

Development of Power MOS Devices
For power application, MOS transistors need a reasonable, short channel length

and a low doping level in the drain region. Having a low doping level in the drain will
ensure the space charge layer at the drain-channel junction spreads into the drain regions
instead of the channel region, providing a large blocking voltage capability. In the 1970s,
a unique MOS transistor structure, which avoided two disadvantages of using a
conventional lateral MOS transistor mentioned in 1.3, was developed. This structure, Vshaped groove MOSFET (VMOSFET), was the first commercially produced power
device. In this structure, the drain contact was formed on the substrate [8]. The current in
this type of structure flows vertically from drain to source. A large current rating can be
achieved by connecting many individual devices in parallel during the metallization
process. Fig. 1.6 shows the cross-sectional view of a VMOSFET [6]. An anisotropic etch
was used to create the V-shaped groove in the semiconductor surface after the p-body
region and n+ diffusion. The channel length of VMOSFET is determined by the depths of
the diffusion that can be controlled down to sub- micrometer range. The most of the
voltage is dropped in the epilayer (n-) region since the epitaxial region is more lightly
doped compare to p-channel region. Each gate of the VMOSFET controls the current
from the two sources (each sides of the groove). This current will flow to the common
drain.
Inherent to a VMOSFET is the current crowding at the tip. This effect can limit
the useful current rating of the device as well as the voltage rating. This problem can be
reduced by using the truncated VMOSFET shown in Fig. 1.7. Although the trench
technology has the advantage of higher cell density, there are stability problems during
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manufacturing and a high electric field at the tip of the V-groove, therefore the structures
shown in Fig. 1.6 and Fig. 1.7 are replaced by planer designs – lateral diffused MOS
(LDMOS) and VDMOS transistors [3].

Fig. 1.6. The cross-sectional view of a VMOSFET. An anisotropic etch is used to
produce a V-shaped groove in the semiconductor surface [6].

Fig. 1.7. The cross-sectional view of a truncated VMOSFET. The current crowing can be
reduced using this structure [7].
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A VMOSFET utilizes two successive diffusion steps to define two closely spaced
pn junctions at different depths below the silicon surface. This dual diffusion technique
may be used laterally in the same way. Fig. 1.8 shows the device structure called
LDMOS. The difference between this structure and a conventional lateral MOS transistor
is that the channel length does not depend on the lithography step; rather it depends on
the diffusion processes.

Fig. 1.8. The cross-sectional view of a LDMOS [7].
The commercially successful power MOS design combines the idea of
VMOSFET and LDMOS transistor. This structure is known as the vertical-diffused MOS
(VDMOS) transistor, shown in Fig. 1.9. The VDMOS structure utilizes the dual diffusion
technique to determine the lateral surface channel length (as does LDMOS); however, it
supports the drain voltage vertically in the n- epilayer (as does VMOSFET). The
electrons flow laterally from the source through the channel. The electrons then turn to
flow vertically down through the n- epilayer to the substrate drain contact.
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Fig. 1.9. The cross-sectional view of a VDMOS [7].
Of the power MOS transistor structures mentioned, the LDMOS and VDMOS are
widely used in high power radio frequency application. VDMOS transistors find
widespread application in broadband low frequency (<1 GHz) applications where they
offer good stability, whereas LDMOS transistors are employed in high frequency and
high gain narrow band applications [ 9]. Again, two major disadvantages of LDMOS
transistors are high series resistance and use of valuable silicon surface real estate [10],
thus making a VDMOS transistor structure a better candidate as a power discrete device
1.5

Thesis Goal and Objective
The sponsor of this work is Spectrum Devices, a company located in Hatfield, PA

that specializes in power devices; especially those waning in production by larger
semiconductor manufacturers. Spectrum Devices is interested in bringing a power MOS
device to market for their customers that meets MRF150 specifications [11]. The goal of
this work was to realize a power VDMOS transistor designed to meet performance

11

specifications at 50 V operation, and to verify the device performance through transistor
fabrication and characterization.
Documented VDMOS processes were established more than 30 years ago, thus
designs were implemented in process technology common to that period. This project
involved the development of a new process design that takes advantage of modern
process technology, while staying within the capabilities of the SMFL. The objectives of
this work were to (1) verify the new process design that defines the device operation, and
(2) investigate the effects of the Faraday shield (applied for increased breakdown voltage
and increased frequency response) and UIS implant (applied for elimination of parasitic
BJT operation, or avalanche failure) on DC and AC operating characteristics; the theory
behind these implants is covered in Chapter 2. An additional consideration not found in
literature was to ensure that the avalanche-resistant device was a completely self-aligned
structure (source-to-gate), avoiding additional masking levels and ensuring that the
device characteristics are immune to overlay error within the design tolerance.
1.6

Thesis Outline
This thesis is presented over the five remaining chapters. Chapter 2 provides the

theory of the operation of power VDMOS transistors. Chapter 3 describes a power
VDMOS layout design, process recipe development and verification, and details of
process model calibration and device simulation using SUPREM-IV (Silvaco Athena &
Atlas) simulation tools. Chapter 4 provides the fabrication of the VDMOS transistor.
Chapter 5 discusses electrical testing of power VDMOS test structures and test results.
Finally, chapter highlights are summarized and conclusions provided in chapter 6.
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Chapter 2

Theory
2.1

Device Characteristics: Static Operation
Device characteristics of a power VDMOS transistor are much like those of

conventional MOS transistors. In a MOS transistor structure, there are four possible
device types – n-channel enhancement mode, n-channel depletion mode, p-channel
enhancement mode, and p-channel depletion mode. They are shown in Fig. 2.1 with their
circuit symbols and current- voltage (I-V) characteristics. Of these structures, the nchannel, enhancement mode device is often used for several reasons. Since electrons have
a higher mobility compared to holes, the carrier transit time is shorter for an n-channel
device, giving higher switching speed results and thus reducing the on-state losses [7]. In
an enhancement device, a negligible current normally flows in its normal off state. This
ensures lower power dissipation that compares favorably to a depletion mode device.
The active region of a power VDMOS transistor consists of four distinct regions
between the source region (formed by n+ diffused region) and the substrate region (n+
drain region). This can be seen in Fig. 2.2. In this figure, region A is the surface layer of
the body region. The channel will form at this region at a given gate bias. Region B is the
surface layer of the body region between the source diffusions. Region C is the regions
between body regions. Region D is the drain drift region in the epilayer. Region A
controls the flow of current in the device, whereas any blocking voltages are developed
across the region D [7].
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Fig. 2.1. The four types of MOS transistor operating regions with their circuit symbols
and capacitance-voltage (C-V) characteristics [7]. (a) n-type enhancement mode. (b) ntype depletion mode. (c) p-type enhancement mode. (d) p-type depletion mode.

Fig. 2.2. The cross sectional view of a VDMOS transistor showing the active region [7].
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2.2

Threshold Voltage
A threshold voltage (VT) of a MOS transistor is defined as the gate voltage where

an inversion layer forms at the interface between the insulating layer (oxide) and the
substrate (body) of the transistors. When enough voltage is applied at the gate (VT),
enough electrons accumulate under the gate to cause an inversion layer in Region A of
Fig. 2.2. This forms a conductive channel across Region A. Electrons now flow in either
direction through the channel. As electrons move from the source towards the drain, the
forward positive drain current flows into the source. The process of channel formation
(depletion and inversion) is seen in Fig. 2.3.

Fig. 2.3. The process of a channel formation. (a) and (b) shows the depletion region
formation, whereas (c) shows the formation of the inversion layer [6].
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In a power VDMOS transistor, the main factors controlling VT are gate oxide
thickness (t ox) and peak surface concentration (NA) in the channel. The body implant dose
in Region A determines this surface concentration. VT may be increased by using higher
body concentration and/or increasing t ox. Fig. 2.4 shows the effect of the body doping
concentration (NA) and interface charge (Qox) on VT. Since the peak body concentration of
VDMOS transistors occurs near the source, VT is determined at the source end of the
channel [7]. In addition, positive charges such as mobile ions in the gate oxide can cause
VT to vary or drift. For this reason, it is necessary to grow the gate oxide layer under
extremely clean condition.

Qox = 1010 (cm-2 )

Fig. 2.4. The effect of NA and Qox on VT at room temperature [7].

17

The value of VT is generally measured by making a connection between the gate
and drain. The voltage that must be applied across the devices to achieve a drain current
of 0.25 to 1.0 mA is determined [3, 12]. Typical values of the parameters for a power
VDMOS transistor at room temperature (300K) are as follows [7]:
Body NA = 1 x 1017 cm-3 , Source ND = 1 x 1020 cm-3 , t ox = 100 nm
resulting in an operating threshold voltage ~ 3.5 V. A typical power MOSFET VT are
2 to 4 V for high voltage devices with thicker gate oxides and 1 to 2 V for lower voltage
devices with thinner gate oxides. Further details are provided in Appendix A.
2.3

Typical Output
The typical set of output characteristics (also known as family of curves) for a

power VDMOS transistor is shown in Fig. 2.5. For each curve, gate to source voltage
(VGS) is constant.

C
A

B
Fig. 2.5. The typical output characteristic of a VDMOS transistor in n-channel,
enhancement mode modified by adding points A, B, and C for discussion in text [12].
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In Fig. 2.5, point (A) represents an on-state condition (VGS > VT); this region is
usually known as the ohmic or linear region. Point (B) represents the turn off or blocking
state (VGS < VT); no channel is formed at this region, referred to as cut-off. A negligible
current will flow when sweeping VDS in this region. Point (C), generally known as the
saturation region, represents the constant current region. Saturation describes the
characteristic above the “pinch-off” voltage where a further increase in the drain to
source voltage does not cause any significant increase in drain current [12].
The drain current can be calculated using Equations 2.1 or 2.2 depending on the
region of operation.
1
'
2$
I D = k %(VGS ( VT )VCh ( VCh "
2
&
#
1
2
I Dsat = k (VGS ( VT )
2

(2.1)
(2.2)

where k is known as the device transconductance parameter and calculated using
Equation 2.3 and VCh is the voltage drop along the channel inversion layer, which
excludes the influence of series resistance.

( )

k = µ n w l Cox

(2.3)

where µn is the electron channel mobility, w is the channel width, l is the channel length,
and Cox is the capacitance per unit area of the gate oxide.
2.4

On Resistance
The total on-state resistance of a power VDMOS transistor (RDS(on)) is expressed

as the sum of several different terms: the resistance of the inverted channel (RCH), the
spreading resistance of the accumulation region formed in the surface of the epilayer (RA),
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the resistance of the bulk semiconductor – the drain region (RD0), and the resistance of the
substrate (RSub ), as shown in Equation 2.4 along with the associated figure.
RDS ( on) = RCH + R A + RD 0 + RSub

(2.4)

In Fig. 2.6, RD0 is separated further into RJ and RD, where RJ is the spreading
resistance within the space between the p- body regions (also referred to as the JFET
region), and RD is the resistance occurring under the p- body to the top of the substrate.
Rn+, which can be added to the total on-state resistance, is the resistance of the source
region (n+) and is negligible compare to other components that form RDS(on) [1]. The
equations for calculating each resistance value in Equation 2.4 can be found in
Appendix B.

Fig. 2.6. A VDMOS transistor showing its internal resistances (RDS(on)) [6].
Fig. 2.7 shows the relative importance of each of the components to RDS(on) with
different voltage ratings. At higher voltages, RDS(on) is dominated by RD and RJ, since
higher resistivity (low doped) and thickness values in the epilayer are required for higher
voltage devices. This ensures that transistor will not produce high electric fields; thus,
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avoiding breakdown [4]. At lower voltages, RCH dominates RDS(on). RSub can be ignored in
high voltage MOS transistors; however, it can give a large effect on RDS(on) for voltage
ratings below 50 V.

Fig. 2.7. The relative importance of each of the components to RDS(on) for different
voltage ratings. REPI from this reference is RD0 component in Equation 2.4. Rn+ is
included in Rwcml. Rwcml is sum of bond wire, contact, metallization and lead frame
resistance [3].
The on-state voltage drop and static on-state power loss values can be calculated
using Equations 2.5 and 2.6, respectively.
VDS = RDS ( on) I D

(2.5)

2

(2.6)

PD = RDS ( on) I D

Low RDS(on) values are needed to maintain a low resistive loss associated with the MOS
transistors. Having a lower value of RDS(on) both minimizes the static on-state power loss
of devices and maximizes the current rating of the devices. In addition, minimizing
RDS(on) provides device with superior power-switching performance since the voltage drop
from drain to source is also minimized for a given value of drain-to-source current [4].
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Since the mobility of holes and electrons decreases as temperature increases,
RDS(on) is dependent on the temperature. This effect can be seen in Fig. 2.8. RDS(on)
dependence on the temperature can be estimated by using Equation 2.7, which is given in
reference [6].

Fig. 2.8. Dependence of the junction temperature to RDS(on) [4].
. T +
RDS ( on) (T ) = RDS (on) ( Room Temp),
)
- 300K *

2 to 3

,

(2.7)

where T is the absolute temperature.
2.5

Breakdown Voltage
Breakdown voltage (BVDSS) is the maximum voltage between drain to source that

a MOS transistor can handle without causing avalanche breakdown of the pn junction
formed at the body-drain region in the off-state. There are five driving factors controlling
breakdown:

avalanche,

reach-through,

punch-through,

breakdown [6].
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Zener,

and

dielectric

Avalanche breakdown, the primary breakdown mechanism in power devices, is
caused by the increasing electric field in the depletion region of the body-drain pn
junction up to a critical value. When this critical value is reached, electrons and/or holes
acquire sufficient energy to create electron-hole pairs by colliding with atomic electrons
within the depletion region. Newly created electrons and holes move in opposite
directions due to the electric field, adding more current to the existing reverse-bias
current. In addition, the generated carriers may acquire sufficient energy to ionize other
atoms, leading to the avalanche process [13].
A poorly designed device can have a special case of the avalanche breakdown.
Reach-through breakdown is avalanche breakdown occurring when the depletion region
of the n- epilayer contacts the n+ substrate, whereas punch-through breakdown is
avalanche breakdown occurring when the depletion region of the body-drain pn junction
contacts the n+ source region. Both reach-through and punch-through breakdown occurs
at drain voltages below the rated avalanche voltage of the device [3, 6]. Zener breakdown
occurs typically through a tunneling mechanism in highly doped pn junctions. In a highly
doped junction, the conduction and valence bands on opposite sides of the junction are
sufficiently close enough that electrons may tunnel straight through from the valence
band on the one side (p side) into the conduction band on the another side (n side) during
reverse bias[13].
The pn junction that blocks the voltage in the power MOSFET is structured
between the p- body region and the n- epilayer region (region C and D in Fig. 2.2). In the
case of an n-channel, enhancement mode power VDMOS transistor, the n- epilayer
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supports almost all the blocking voltage (breakdown voltage limit). For this reason, the
maximum theoretical breakdown voltage is dependent of doping profile and thickness of
n- epilayer. To yield a higher breakdown voltage, both the resistivity and the thickness of
the n- epilayer need to be increased [12]. Fig. 2.9 shows the dependence of BVDSS on
doping concentration and thickness for the n- epilayer as described in [14]. BVDSS is
generally measured using VGS = 0 V (shorting of the gate and source) and ID = 250 µA
[3, 6]. Both increasing the epilayer resistivity and thickness increase the value of BVDSS.

Fig. 2.9. BVDSS vs. doping concentration density and thickness of n- epilayer [14].
Fig. 2.10 shows RDS(on) versus BVDSS for some commercially available power
MOS transistors [15]. The value of RDS(on) normally increases with increasing voltage
rating BVDSS, also shown in Equation 2.8. Since it is desired to have low RDS(on) and high
BVDSS values, the tradeoff makes it a difficult task to specify the optimum doping and
thickness of the n- epilayer.
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Fig. 2.10. BVDSS vs. RD(on) for commercially available power MOS transistors, showing
the design tradeoff [15].
RDS ( on) / BVDSS

2. 6

(2.8)

Although the breakdown voltage of a VDMOS structure is controlled by the
doping concentration and the thickness of epilayer, it is also controlled by the junction
shape and the structure of the region where the junction meets the semiconductor surface.
This is due to the altering of an electric field at the periphery of junctions; the electric
field is typically increased locally, and the breakdown voltage of a device will be
decreased. To obtain a higher breakdown voltage, either the radius of the junction needs
to be altered or the space charge region at the semiconductor surface needs to be widened
to decrease electric field at the space charge region [1]. This is achieved in three different
ways: (1) using a guard ring structure (diffusing extra floating regions around the
circumference of junctions) [5], (2) implanting a lightly doped layer around the perimeter
of the pn junction, and (3) using a field plate [12]. Out of these options, the VDMOS
structure fabricated in this work implements the guard ring approach to increase the
breakdown voltage of a device. To see the effect of a guard ring structure on BVDSS values,
several different ring structures – single ring and double ring – were created on a mask
layout.
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2.6

Transconductance
The forward transconductance (gfs) of the MOS transistor is an important on-state

parameter that tells the sensitivity of ID to changes in the VGS. If gfs is high enough, high
current handling capability can be obtained from a low gate driving voltage 7[ ]. The
value of gfs for linear and saturation regimes are defined in Equation 2.9. gfs is extracted
for a VDS that guarantees operation in the stable constant current region and for a VGS
which gives ID approximately one half of the maximum current rating value. For
comparison reasons, gfs is extracted when ID is 5 A and VDS is at 10 V.
' 0I $
w
g fs = % D "
= µ n CoxVCh (Linear region)
l
& 0VGS # VDS
' 0I $
w
g fs = % D "
= µ n Cox (VGS ( VT ) (Saturation region)
l
& 0VGS # VDS

(2.9)

As shown in Equation 2.9, the value of gfs can be controlled easily by varying the
gate width (w), the channel length (l), and the gate oxide thickness (t ox) of the transistor.
Decreasing t ox, decreasing l, and increasing w increases gfs. Decreased l value, therefore,
is beneficial to both gfs and RDS(on). In the VDMOS structure fabricated in this work, an
interdigitated layout was used to enhance w. The channel length (l) was precisely
controlled by multiple diffusion steps, which were verified by the ATHENA simulation
software.
Having a higher gfs value increases both maximum operating frequency and
power gain of a device, this is discussed further in section 2.7.
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2.7

VDMOS: Capacitive Elements & Dynamic Behavior
The high frequency performance of a power MOS transistor is determined by the

time required to establish voltage changes across capacitances. For this reason,
understanding of the internal capacitance of a power MOS transistor, as shown in Fig.
2.11, is crucial. The capacitances include: Cgs (the capacitance between gate electrodes to
the source region; independent of applied voltage), Cds (the capacitance between the n+
drain to source region; varies inversely with the square root of VDS), and Cgd (the
capacitance between the gate electrodes to the n+ drain region; a nonlinear function of
voltage due to change in n- depletion). The values of capacitances are determined by the
structure of the MOS transistor, materials involved, and by the voltages across them [3,
7]. Detailed equations to calculate internal capacitance values can be found in Appendix
B-2.
Since data sheets typically give terminal capacitance specifications rather than
each internal capacitance value, it is necessary to relate terminal capacitances to internal
capacitance values. The three capacitances generally used in data sheets are the input
capacitance (Ciss), the output capacitance (Coss), and the reverse transfer (or Miller)
capacitance (Crss). These capacitances can be related to the physical capacitances and
relationships as shown in Equations 2.10, 2.11, and 2.12. Ciss is the parallel combination
of Cgd and Cgs. Coss is the parallel combination of Cds and Cgd . Crss is same as Cgd .

Ciss = C gd + C gs

(2.10)

Coss = C ds + C gd

(2.11)

Crss = C gd

(2.12)

27

Coss (with a typical value of ~250 pF) is mainly a junction capacitance of a diode
formed between the p- body region and the n epilayer. This capacitance value is highest
when no bias is applied across drain to source/body. When the drain voltage is increased,
the depletion width increases. Since the capacitance is inversely proportional to its plate
spacing, it decreases rapidly with increasing depletion width.
Ciss (with a typical value of ~400 pF) does not vary with a change in drain to
source/body bias. This capacitance is mostly formed between source metal interconnects
to gate material. To maintain a low input capacitance value, the oxide thickness can be
increased. Although small in value, gate to source overlap capacitance and gate to
channel capacitance also contribute to Ciss [16].
Although Crss (with a typical value of ~40 pF) has the lowest capacitance value
among the three capacitances, it has the most effect on RF performance. Crss provides a
negative feedback loop between the output and the input of the circuit, which can
theoretically roll off the frequency response rapidly.

Fig. 2.11. The internal capacitances of a power MOS device [17].
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The maximum operating frequency of power MOS transistors can be found using
Equation 2.13.

f max 1

1
" (t on + t off )

(2.13)

where t on is the overall turn-on time and t off is the overall turn-off time [1]. The equations
to obtain t on and t off are in Appendix C.
Ciss must be charged to the threshold voltage before the device begins to turn on
and discharged to the certain voltage before the device turns off. For this reason, Ciss has
a direct effect on the turn-on and turn-off time of the device. Looking at the relationship
shown in Equations 2.13 and C.1 to C.6, if Cgs and Cgd can be reduced, it is possible to
work in the high frequency regime. The maximum operating frequency also is dependant
of transconductance value mentioned in section 2.6 [16]. It is shown that f max is directly
proportional to gfs and inversely proportional to Ciss, shown in Equation 2.14.
f max /

g fs
Ciss

(2.14)

The gate bonding pad and the entire metal layer connected over the field oxide
result in a substantial capacitance from the pad to the drain substrate. For this reason, a
lightly doped diffusion (p-) can be placed under the pad. This diffusion layer is connected
to the source region and acts as a conductor between the gate pad and the drain substrate,
reducing the effect of Cgd . The implant done for this method is called the Faraday shield
implant and is used in the VDMOS device to shift the parasitic gate-field capacitance
over to the input side of the device, which dramatically improves the frequency response.
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Fig. 2.12 (a) and (b) show the cross-sectional view of a VDMOS with and without the
Faraday shield implant.
The Faraday shield implant is also used to enhance the breakdown voltage of the
VDMOS device. It was mentioned in section 2.5 that a higher breakdown voltage of a
VDMOS device can be achieved by using a diffused field- limiting guard ring structure.
That is to use an extra floating diffused regions around the circumference of (body-drain)
pn junction. By having this structure, the width of the space charge region at the junction
is widened, thus decreasing the electric field formed in the space charge region, with the
result that the junction breakdown voltage is decreased.

(a)

(b)
Fig. 2.12. The cross-sectional view of a VDMOS (a) without the Faraday shield implant
and (b) with the Faraday shield implant. The diffusion layer is connected to the source
region and acts as a conductor between the gate and the drain substrate, eliminating the
effect of Cgd .
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2.8

VDMOS Parasitic BJT
A power MOS transistor has a parasitic BJT as an inherent part of its structure.

The parasitic BJT can be seen in both VMOSFET and VDMOS structures. Fig. 1.9 shows
the cross-section of VDMOS with a parasitic BJT. The n+ source terminal corresponds to
the n-type emitter, the p- body region corresponds to the p-type base, and the n-type drain
corresponds to the n-type collector. Also shown in Fig. 2.13 is the lateral resistance in pbody region from the contact to the shoulder (Rbb’).

Fig. 2.13. The cross-section of a power VDMOS showing a parasitic BJT [7].
If the parasitic BJT turns on, it will completely short-circuit the MOS transistor.
Therefore it must be ensured that the parasitic device is in cut-off at all times. For static
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conditions this is suppressed by shorting the source (emitter) and body (base) regions,
and thus preventing the device from ever establishing an emitter-base voltage [7].
However, the parasitic BJT can be initiated during high-speed switching of the
MOS transistor. In circuits with an inductive load, the rate of the rise of the VDS can be
very high. When the VDS rate of increase is large at turn off state of high-speed switching,
there is a voltage drop between the drain and the source region. This voltage drop creates
a displacement current through Cbd (the capacitance between the base of the BJT and the
drain of the MOSFET) resulting from the capacitive charge and discharge. The induced
current now transfers to Rbb’. If the voltage drop across Rbb’ exceeds about 0.6 V, it is
sufficient to forward bias the base-emitter junction of BJT, and turn on the parasitic BJT
[7]. Under this condition, the breakdown voltage of the MOSFET is restricted to that of
the open base breakdown voltage of the BJT. If the applied VDS is higher than the open
base breakdown voltage of BJT, then the MOSFET will enter the avalanche stage and
may be destroyed if the current is not limited externally [3].
The method to reduce the parasitic BJT without changing the characteristics of a
power VDMOS transistor is implanting an additional higher doping diffusion in the pregion [6]. This higher doped region significantly reduces the Rbb ’ value (thus the voltage
drop necessary to forward bias the parasitic BJT occurs at higher current and
temperature), while increasing the doping in the parasitic base and eliminating the current
gain mechanism. This extra doping is implanted following the body doping process [17].
It is important to ensure this extra implant step has no effect on other characteristics of a
device. For example, implanted species can diffuse toward the channel region, which can
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significantly affect the VT of the device. In the proposed structure this extra implant step
is termed the UIS implant, named after the high- frequency testing procedure (Unclamped
Inductive Switching) which is used to verify the VDMOS operation and resistance
against this parasitic effect. In addition, the cell and line layout can be optimized to
minimize the length of Rbb ’, thus reducing Rbb ’ value.
2.9

Conventional VDMOS Process Flow [7]
The fabrication steps for a conventional power VDMOS transistor (shown

previously in Fig. 1.9) include several deposition, implantation, lithography, and
diffusion sequences, which are comparable to conventional MOS transistor fabrication. In
this section, typical fabrication steps of an n-channel VDMOS device are shown. More
thorough process steps can be found in chapter 5.1 of the reference [7].
A standard n-channel VDMOS transistor is fabricated on an n-type (100) oriented
wafer. The thickness of the wafer is selected within the range of 250 to 500 µm. If the
substrate is too thick, the thermal resistance of the final device is greater. This is not
suitable since heat dissipated in the device has to be removed through the full thickness
of the substrate. If the substrate is too thin, breakage might occur during the fabrication.
The substrate thickness adds to RDS(on) of the transistor; especially in low voltage devices.
A typical value of the phosphorus doping concentration of a substrate is 1x1018 cm-3 . This
high doping concentration ensures resistivity of the substrate to be low. (~ 0.02 O-cm).
An RCA clean (after Radio Corporation of America) is done prior to the n-type
epitaxial layer (epilayer) formation. The epilayer thickness and resistivity are chosen by
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the intended voltage rating of the transistors. The epilayer thickness of 20 µm (1 O-cm)
for 50 V devices and of 50 µm (20 O-cm) for 500 V devices are used.

The surface of the epilayer is first oxidized for masking process. This masking
process defines the p+ well, which connects the channel regions back to the source
contact. Windows are etched through the oxide layer, with 1x1014 cm-2 boron atoms
implanted at low energy. This implanted area is diffused with a drive- in process to form a
pn junction with depth of ~ 5 µm. The second masking process is done using the same
oxide layer. This process uses the reverse of the first masking process. This time around,
all oxide except where the p+ wells are formed is etched with Hydrofluoric Acid (HF). A
high energy implant of phosphorus (100 keV with 1x10-12 to 1x 10-13 cm-3 ) is then
performed to ensure a higher conductivity under the gate oxide (illustrated in Fig.
2.14(a)). After another RCA cleaning step is done, the gate oxide (50-100 nm) is grown
and a polysilicon gate (0.5 µm) is deposited. The polysilicon gate is then doped heavily
with phosphorus.
A layer of oxide is deposited over the wafer using a low-pressure chemical vapor
deposition (LPCVD) technique. The section through this step is shown in Fig. 2.14(b).
Next, the third masking process is done to form the active region shown in Fig. 2.14(c).
The low energy implant of boron atoms (50 keV with 1x 1014 cm-2 ) is done after this
masking process and is followed by drive- in for one to two hours at 1200 ºC. This forms
a body (p-type) junction with the n- epilayer at the depth of 2 – 3 µm. With a lateral
diffusion mechanism, the junction will also extend under the edge of polysilicon gate.
This body region under the polysilicon gate acts as the channel region of a completed
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VDMOS. A similar masking process is done to form the source region. A higher value of
phosphorus dose is implanted with low implant energy and then diffused using another
drive- in step. Both the body and emitter regions are self-aligned with the gate edge. This
ensures the accurate control of the channel length. The cross-section through this step is
shown in Fig. 2.14(d).
The wafers are then deposited with a thick layer of interlevel dielectric layer
(ILD). Source contacts are etched with HF (down to silicon) using the fourth masking
process and aluminum is then evaporated onto the substrate shown in Fig. 2.14(e). The
fifth masking process is used to etch the aluminum, separating the main source contacts
from the gate contact. A phosphosilicate glass layer is then deposited over the substrate
for protective purpose. The final masking step is used to etch windows through the glass
layer down to the aluminum of the source and gate pads. The section through this step is
shown in Fig. 2.14(f). Finally, the drain contact is made onto the backside of the wafer
using chromium, nickel, silver, etc [7].
Since there is an inherent presence of parasitic bipolar transistor structure in a
power VDMOS transistor (mentioned in Section 2.8), there are several different
configurations of VDMOS fabrication ideas to reduce this effect. The main approach to
reduce the gain of the parasitic BJT is to increase the doping level of the body region
under the source region by means of the UIS implant. Different approaches to include
this implant step – adding additional processing steps, using an additional mask, using a
spacer technique, etc – are discussed further in [18], [19], and [20]. The details discussed
lead to the process design and simulation of the complete VDMOS transistor, described
in chapter 3.
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Fig. 2.14. A conventional fabrication process steps of a power VDMOS [7].
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Chapter 3

Process Design and Simulation
A complete listing of the process steps to create a 50 V power VDMOS transistor
structure are shown in Appendix D. Typical power VDMOS transistor fabrication steps
(shown in 2.9) were used as a starting point with modifications to include the Faraday
shield and UIS implant steps to address certain parasitic effects. The implementation of
the proposed structure also eliminated the need for an added masking operation for each
implant step, and kept the structure self- aligned to the gate stack. This eliminated
potential overlay tolerances and error that may be encountered in relevant lithography
steps. Process recipes were carefully varied and adjusted to meet the target specifications
(i.e. threshold voltage, breakdown voltage, gate oxide thickness, etc) using ATHENA and
ATLAS. This chapter will describe the process design and simulation used to create a
complete VDMOS transistor.
3.1

Substrate Selection
The sample wafer resistivity, type, and thickness were each chosen to meet the

specified performance criteria [11]. A batch of (100) oriented 6’’ n-type (Arsenic doped)
wafers having a resistivity range of 0.001 – 0.005 O-cm and a thickness range of 650 –
700 µm was used for this work. The wafers had a 3 O-cm phosphorus doped n- epilayer
with a thickness of ~23 µm. Several wafers were used for process monitors. The device
wafers were separated into two process lots where there were design splits that varied
certain input parameters within each lot.
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The proposed design primarily considered linear large-signal applications, with an
output power capability of 150 W. Target operating parameters include breakdown
voltage (BVDSS) of 125 V, threshold voltage (VT) of 3 V, and forward transconductance
(gfs) approximately 4 – 7 mhos. With a target channel length of 2 µm and an effective
current carrying width exceeding 0.5 m (calculation given in section 3.3), the device
should be able to handle several amps of current at 10 V supply.
3.2

ATHENA and ATLAS Simulation
Process and device simulation are key tools for designing a transistor. The

ATHENA Process Simulation Framework in Stanford University Process Emulation
Module (SUPREM) IV was used as the process simulation software for modeling
fabrication processes. The ATLAS Device Simulation Framework was used as the device
simulation software. The combination of both made it possible to determine the impact of
process parameters on device characteristics. The Table 3.1 shows the parameters that
were used for the VDMOS process design. Table 3.2 shows the target specifications and
the simulated results.
Since default parameters (methods and models) used in simulation software could
not accommodate every situation faced with a VDMOS fabrication, models and methods
were varied to obtain reliable results. For example, the default diffusion model – Fermi
method – did not adequately account for oxidation-enhanced diffusion of boron or
phosphorus. This resulted in significant error in simulation of diffused dopant profiles (i.e.
junction depth and the material resistivity). As a result, the fully-coupled diffusion model
(full.cpl) [21] was utilized to account for the interaction between the impurity atoms and
point defects, thus accounting for interstitials that were created during oxidation. Simply
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changing the diffusion model into full.cpl did not adequately simulate the diffusion, due
to the use of incorrect default parameter values. For this reason, “RIT calibrated” full.cpl
(Oxide Enhanced Diffusion) OED model was created and used for the diffusion model.
This model was verified through comparisons of actual SRP and ATHENA simulated
SRP profiles, and considered the use of: a) extra bulk and interface recombination
reactions [method high.conc full.cpl], b) appropriate grid spacing within the thermal
oxide [method grid.oxide=0.01 gridinit.ox=0.01], c) an appropriate steam ambient
condition [f.H2=3.6 f.O2=2.0 f.N2=1.0], d) an interstitial injection factor during
oxidation [interst silicon /oxide theta.0=6.2e7 weto2], and e) a proper boron diffusivity
value during steam oxidation [impurity i.boron oxide DIX.0=1 DIX.E=3.53]. A thorough
description of these adjustments and experiment details can be found in reference [22].

Features
K. S. Oh [6] F. Frisina [18] Proposed
Substrate Thickness(µm)
250 to 500
650 to 700
Epilayer Thickness (µm)
10 to 20
20 to 25
Epilayer Resistivity (O-cm)
1 to 20
3 to 5
Gate Oxide Thickness (nm)
50 to 100
20 to 180
100
Polysilicon gate Thickness(µm)
0.5
0.3 to 0.7
0.6
-2
14
13
14
Body Dose (cm )
1x10
1x10 to 1x10
5x1013
Body Implant Energy (keV)
50
80 to 100
100
Body Drive-in Time (min)
120
60 to 240
480
Body Drive-in Temperature (ºC)
1200
900 to 1150
1100
UIS Dose (cm-2 )
1x1014 to 1x1015 1x1014
UIS Implant Energy (keV)
150 to 500
300
-2
15
15
Source Dose (cm )
High dose 1x10 to 6x10
4e15
Source Implant Energy (keV)
Low energy
40 to 60
65
Source / UIS Anneal Time (min)
30
10 to 20
20
Source Drive-in Temperature (ºC)
950
800 to 1000
1050
Table 3.1. The parameters used for the VDMOS process design.
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Specification
Target
Simulated
Gate Oxide (nm)
100
100
Channel Length (µ m)
2
2.05
Source junction (µ m)
0.675
Body junction (µm)
~3
3.32
Threshold Voltage (V) 3 ( to 7)
3.206
-3
17
Body Doping (cm ) ~ 1x10 1.5x1015 to 1x1017
Source Doping (cm-3 ) ~ 1x1020
~ 3x1019
ID max (Vg = 6 V)
3.38x10-05
Table 3.2. Target specifications and simulated results.
A VDMOS structure with parameters given in Table 3.1 was simulated both with
and without UIS implant to ensure this implant step would truly reduce the effect of a
parasitic BJT. In addition, device simulation was performed to verify that UIS implant
did not have a significant effect on DC characteristics of a device (threshold voltage, the
maximum drain current, etc). Fig. 3.1 shows a 2-dimensional profile of a VDMOS
structure showing three different terminals and different diffusion regions simulated
using ATHENA.

Source

Gate
channel

n+ source
UIS
p body

n- epilayer

Drain

Fig. 3.1. A two-dimensional profile of a VDMOS structure showing three different
terminals and different diffusion regions simulated using ATHENA.
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Fig. 3.2 and Fig. 3.3 illustrate ATHENA simulation results showing the p- doping
concentration under the source region of structure with and without UIS implant step.
The structure with the UIS implant has the boron concentration that is an order of
magnitude higher than that of the structure without the UIS implant. This higher doped
region should reduce the Rbb’ value, while increasing the doping in the parasitic base and
eliminating the current gain mechanism.

20
Boron
Phosphorus
19

n+
p-

18

p- doping under
source < 2e17 cm -3

17

n- epi

16

15

Fig. 3.2. ATHENA simulation result showing the p- doping concentration under the
source region for the structure without a UIS implant step.
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p-

n+
UIS

19

18

p- doping under
source < 2e18 cm-3

17

n- epi

16

15

Fig. 3.3. ATHENA simulation results showing the p- doping concentration under the
source region for the structure with a UIS implant step.
Fig. 3.4 shows ID-VG characteristic curves of the simulated VDMOS structures
with and without the UIS implant, verifying that the additional UIS implant did not have
any significant effect on VT or IDS behavior. Fig. 3.5 shows the family of curves of the
simulated VDMOS structure with the UIS implant. The two most important DC
characteristics of a device (the maximum drain current and the threshold voltage) did not
change with the addition of UIS implant step. The simulation codes used in ATHENA
and ATLAS are shown in Appendix N. The plot showed the “quadratic effect” of a
typical low power MOSFET. The el aning characteristic of the slope was due to high
drain resistance with a higher applied voltage. At higher VDS, ID becomes constant. This
shows that there is no channel length modulation for the created VDMOS structure.

43

Drain Current (uA)

Drain Current vs. Gate Voltage
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Gate Voltage (Volts)
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Fig. 3.4. ID-VG characteristic curves of simulated VDMOS structures with and without
UIS implant.
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Fig. 3.5. The family of curves of a simulated VDMOS structure with the UIS implant.
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3.3

Mask Layout
The device mask layout for the power MOSFET was done using the Mentor

Graphics IC Station software. The design tool is a basic polygon editing tool. To reduce
the effects of the crowding of the electric field, rounded features were used to create
structures. Fig. 3.6 shows a mask layout of two segments of the VDMOS device. The
design arrangement was optimized for performance and manufacturing cost. The device
was separated into approximately 40 segments to reduce heat dissipation of the device.
Each device segment consists of 66 cells, which are illustrated in Fig. 3.7. Having a
greater number of cells arranged in parallel on a chip lowers its RDS(on) value as given in
Equation 3.1 [4].
RDS ( on) = RN N

(3.1)

where RN is the total on-state resistance for each cell and N is the number of cells. In
addition, the high current rating of a power VDMOS was obtained by connecting many
cells together in parallel. This interdigitated structure provides a tremendous increase in
the effective width of the device. There were nine layers in a mask layout, which can be
found in Appendix G. The photomask layers included: Faraday shield, active, poly, n+,
p+, metal, contact and passivation.
The spacing between adjacent p-body regions (region B in Fig. 2.2) must exceed a
certain minimum value for a device to work properly. If the spacing is too narrow, the
conduction path which forms below the gate can be pinched off by the depletion layers
formed around the junction of p-body regions.
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Fig. 3.6. The mask layout of a VDMOS structure showing two segments of a device.
Each segment consists of 66 individual cells.
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Metal

n+

Contact Cut (Metal to Poly)
Poly

Fig. 3.7. The mask layout of a cell of the VMOS structure.
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In addition, when the spacing between adjacent body regions are closer (narrower
layout spacing and/or longer diffusion length), increase of the breakdown voltage can be
observed. This is due to the reduction of the peak electric field [14]. For this reason, the
spacing for a proposed structure, shown in Fig. 3.8, was properly adjusted. In the
proposed structure, the spacing between two adjacent body regions was set to ~ 9 µm,
having the poly widths of 13 µm and the target channel length of 2µm to meet both
requirements. A better frequency response (a higher switching speed capability) of
VDMOS can be made possible by having a narrow channel length, preferably in the
range of about 1 to 5 µm. A higher current rating can be achieved by having a wider
channel. The channel width of each cell is about 300 µm, defined by the cell periphery
(130 µm * 2 + 13! µm = ~300 µm/cell). The channel width of one transistor is about
0.8 m [(300 µm/cell)*(66 cells/device)*(40 devices) = ~0.8 m].
As it was mentioned in section 2.5, to see the effect of a guard ring structure on
BVDSS values, several different ring structures – single and double ring – were created on
the mask layout. Within each die, there were total of four different Faraday ring structure
present – single Faraday ring and double Faraday rings with 14, 16, and 18 µm spacing.
Fig. 3.8 shows the cross-section of the VDMOS structure along with mask layouts.
In this figure, only four out of nine mask layouts (n+, metal, poly, and contact) were
overlapped and shown. The device on the left side shows the cross-section portion
formed by line A, whereas the device on the right side shows the cross-section portion
formed by line B. A metal line connected both n+ emitter region and p body region, thus
shorting body and source regions. A metal line shorting these two regions can be
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observed further in Fig. 3.9. The shorting of the two regions establishes a source-body
connection, and prevents a turn-on of the parasitic BJT in a static condition, mentioned in
section 2.8.
Using the design process and simulation created in this chapter, VDMOS
transistors were fabricated in RIT. The fabrication details are covered in Chapter 4.

B
A
Metal
n+

Contact

Poly

A

B
Poly-Si

Metal
ILD

UIS Implant
p- Body

~

n+ Emitter

n- epilayer
(3.065 O-cm)
n substrate (0.001 ~ 0.005 O-cm)

~
~

Fig. 3.8. The cross-section of a proposed structure. The device on the left side shows the
cross-section portion formed by line A, whereas the device on the right side shows the
cross-section portion formed by line B.

n+ source
n- epi
p+ UIS

n substrate

p- body

Fig. 3.9. The 3-D cross-section of a proposed structure showing a metal line shorting pbody and n+ source regions.
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Chapter 4

50 V VDMOS Fabrication
Using the process and simulation results from Chapter 3, VDMOS transistors
were fabricated. The fabrication details to create the VDMOS process lot 1 are described
in this chapter. Prior to the initial fabrication process, preliminary tests were performed.
These include (1) UIS implant blocking test and (2) nitride stress test. The following
sections 4.1 and 4.2 show the results obtained from these tests.
4.1

UIS Implant Blocking Test
Prior to the initial fabrication process, a preliminary test was done to verify if the

implant blocking layers were truly preventing the implanted species from getting into the
unwanted region of the wafer. Since the energy used for this UIS implant was quite high
(~300 keV), a proper masking strategy which did not exaggerate surface topography was
required. The proposed structure used a polysilicon (600 nm) / tetraethyl-ortho-silicate
(TEOS) SiO 2 (50 nm) / nitride (600 nm) stack as the UIS implant mask as shown in Fig.
4.1. The implant blocking test was done using both “the Stopping and Range of Ions in
Matter” (SRIM) and the Silvaco ATHENA software.

Fig. 4.1. Parameters used in SRIM.
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The proposed implant block stack was implanted with Boron (B11) with energy
of 300 keV and the dose of 1x1014 cm-2 . Fig. 4.2 and Fig. 4.3 show the boron ion
distributions of the implant block layers using SRIM and ATHENA, respectively. In Fig.
4.2, the “Ion Range” (Rp ) represents the projected range and is equal to the average
distance an ion travels before it stops. The boron peak concentration occurs at x = Rp . The
“Straggle” (!Rp ) represents the spread of the ion distribution [23].

The boron ion distribution peaked in the nitride layer (Rp = 533.6 nm) and spread
into TEOS SiO 2 and polysilicon layers (!Rp = ±82.8 nm). Boron, however, did not go
through the polysilicon layer. This simulation result showed that boron did not penetrate
through the implant block stack, thus suggesting that the proposed implant block layer
can be used to block the UIS implant.

Fig. 4.2. The boron ion distribution of the proposed implant block stack (600 nm Nitride /
50 nm TEOS SiO 2 / 600 nm polysilicon) using the implant energy of 300 keV and the
implant dose of 1x1014 cm-2 simulated in SRIM.
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Fig. 4.3. The boron ion distribution of the proposed implant block stack (600 nm Nitride /
50 nm TEOS SiO 2 / 600 nm polysilicon) using the implant energy of 300 keV and the
implant dose of 1x1014 cm-2 simulated in ATHENA.

4.2

Nitride Stress Test
In addition to the implant mask test, the inflicted stress test was performed on the

silicon nitride film deposited on a silicon substrate. Stress-related damage of the
underlying silicon must be avoided to maintain the device quality. It is important for
silicon nitride to have low stress since a highly stressed layer a) can exhibit poor adhesion,
b) is more susceptible to corrosion, and c) may undergo cracking. In PECVD, the stress
of silicon nitride films could be easily varied and set to approximately zero by altering
RF frequency and/or power. For this reason, a PECVD (instead of LPCVD) tool was used
to deposit silicon nitride layer to act as the UIS implant mask.
The stress measurements of silicon nitride film were measured on dummy wafers
using the Tencor Profilometer. The dummy wafers included silicon nitride film deposited
on a bare silicon wafer and silicon nitride film deposited on a wafer with TEOS / poly53

silicon / gate oxide / silicon layers. The silicon nitride film was deposited using P5000
PECVD tool, which is mentioned later in section 4.3. The stress measurement taken on
silicon nitride film deposited on a bare silicon substrate resulted in approximately
2x108 dynes/cm2 (20 MPa / tensile) whereas the stress measurement taken on TEOS /
poly-silicon / gate oxide / silicon stack resulted in approximately -2x108 dynes/cm2 (20 MPa / compressive). Compressively stressed film bends the substrate so that it
becomes convex, whereas tensile stressed film bends the substrate so that it becomes
concave. Generally, a low compressive stress (less than -100 MPa) is preferred for a
deposited film. Since the stress resulted in -20 MPa, the deposited silicon nitride film
should not cause problems on the underlying layers.
4.3

VDMOS Lot 1
Nine (100) oriented 6’’ n-type (Arsenic doped) wafers having a resistivity range

of 0.001-0.005 O-cm and a thickness range of 650 – 700 µm were used for the first lot.
These wafers had a ~3 O-cm phosphorus doped n- epilayer with a thickness of
approximately 23 µm. Epilayer was deposited by Silicon Quest Int’l N/AS. Detailed
information of the wafers used for the first lot can be found in Table 4.1. Three (100)
oriented 6’’ n-type (Phosphorus doped) wafers were used for process monitors. Table 4.2
shows the detailed information of the monitor wafers. Appendix D shows the created
process steps of VDMOS transistor.
Preparation and Field oxide growth
All twelve wafers were first labeled with a wafer scriber on the front side near the
major flat. The device wafers were labeled as VI-1-01 to 09, whereas the monitor wafers
were labeled as M1 – M3. The Roman numeral corresponds to the products made by
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Spectrum Device (I being HV50 BJT device, II being HV28 BJT device, VI being
VDMOS device, etc). The second number corresponds to the lot number. The third
number corresponds to the wafer number.
Target
MFG Date
3/10/2005
Order #
37820
P.O.
0461
Lot #
6 N 0.001 – 0.005 RPM
Diameter
6’’
Type/Dopant
n-type / Arsenic
Resistivity
0.001 – 0.005 O-cm
Substrate Thickness 650 – 700 µm
Orientation
(100)
Epilayer Type
Phosphorus
Epilayer Resistivity 3.065 O-cm
Epilayer Thickness 23.252 µm
Table 4.1. Detailed information of the wafers used for Lot 1.

Target
MFG Date
6/11/2002
Part #
PWN05675
Spec #
WM0755-02
M.S #
0621455
Lot
P3624842
Type/Dopant
n-type / Phosphorus
Resistivity
2.5 – 7.5 O-cm
Substrate Thickness 660 – 690 µm
Diameter
6’’
Orientation
(100)
Table 4.2. Detailed information of the monitor wafers used for Lot 1.
To verify the effects of Faraday shield and UIS implant (mentioned in sections 2.7
and 2.8), some wafers received these implant processes while other wafers did not. Table
4.3 shows the design of experiment done for the first lot. Three wafers went through both
the Faraday and UIS implants.
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Faraday Implant UIS Implant
VI-1-01
Yes
Yes
VI-1-02
Yes
Yes
VI-1-03
Yes
Yes
VI-1-04
Yes
No
VI-1-05
Yes
No
VI-1-06
No
Yes
VI-1-07
No
Yes
VI-1-08
No
No
VI-1-09
No
No
Table 4.3. Design of Experiment performed for the first lot.
The standard RCA clean step was performed on all device and monitor wafers.
This standard RCA cleaning procedure used in RIT [24] are shown in Table 4.4. RCA
clean is a widely used two-step cleaning procedure (Standard Clean 1 and 2) invented by
Kern and Puotinen at RCA. The purpose of Standard Clean-1 (SC-1) is to remove organic
film contamination, some metals, and particles, while the purpose of Standard Clean-2
(SC-2) is to remove inorganic ions, alkali ions, and heavy metals. Step 3 (1 HF etch) in
Table 4.4 is needed since a thin chemical oxide is formed on the silicon surface during
the SC-1 step due to the presence of H2 O2 and H2 O [25]. RCA clean procedure was
performed prior to each furnace runs.

SC-1
(APM)

SC-2
(HPM)

Time (min)
Ammonium hydroxide (NH4 OH) – 300 ml
Hydrogen Peroxide (H2 O2 ) – 900 ml
10
Water (H2 O) – 4500 ml
De-Ionized (DI) water rinse
5
50:1 (H2 O:HF)
1
DI water rinse
5
Hydrochloric Acid (HCl) – 300 ml
10
Hydrogen Peroxide (H2 O2 ) – 900 ml
Water (H2 O2 ) – 4500 ml
DI water rinse
5
Spin/Rinse Dry (SRD)
~5
Table 4.4. Standard RCA Clean steps used [24].
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Temp. (ºC)
75
Room Temp.
Room Temp.
Room Temp.
75
Room Temp.
N/A

All device wafers and M1 monitor wafer were then put into a diffusion furnace
tube for a field oxide growth, which grew 6300 Å (630 nm) of wet oxide layer. The wet
oxide growth recipe can be found in Appendix E-1. VI-1-01 wafer was put near the front
end of the furnace, where as VI-1-09 wafer was put near the back end of the furnace. All
diffusion times and temperatures were chosen according to the device simulation done on
SUPREM. The detailed steps for each furnace recipe can be found in Appendix E. The
oxide layer grown was measured using a Tencor SM300 Spectramap on VI-1-01, 05, 09
and M1 wafers. The obtained oxide layer thickness can be found in Appendix F (F.1).
The thickness of oxide layer was ~ 650 nm, which was thicker than target oxide thickness
of 630 nm, since the temperature profiler on the furnace was not calibrated. The fact that
oxide being thicker than the target thickness should not effect the device characteristics
(the main requirement is that oxide is thick enough to block the Faraday shield implant).
A cross-section through the device at this stage is shown in Fig. 4.4.
~ 630 nm

Field Oxide

~ 23 µm
n- epilayer
(3.065 O-cm)

~

n substrate (0.001 ~ 0.005 O-cm)

~ 650-750µm

~
~

Fig. 4.4. A cross-section through the device after the first field oxide growth.
Faraday Shield
The Faraday shield lithography (1st lithography) was then performed on all device
wafers and M1 wafer using SSI resist coating & developing track and Canon i- line
stepper. Job parameters including job file name, focus, exposure dose, mask label, and
AA offsets for each lithography step can be found in Appendix G (G.1). There were 66
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square dies (6400 x 6400 µm2 ) on each wafer; each die contained 8 individual dies and
test structures. The individual dies contained 40 segments, which had 66 cells. Standard
coating and developing programs – COAT.RCP and DEVELOP.RCP – were used for this
lithography step (the resist used was OIR-620, an i- line positive resist). After each
lithography steps, alignment was checked using verniers. The micrograph images of
verniers after each lithography step can be found in Appendix G (G.2). All device wafers
were then immersed in a 10:1 BOE for a timed etch. M1 wafer was used to find out the
etch rate of this solution prior before etching device wafers (monitor wafers were used to
find out etch rates and deposition rates for several different steps throughout the
fabrication of VDMOS transistors). The etch rate test result is shown in Appendix F (F.2).
The photoresist layer on all wafers was then removed (dry etched) using Branson Asher
with oxygen being the process gas. Species that attacks organic materials can be
produced using plasmas containing pure oxygen at moderate pressures. Since oxygen
plasmas are highly selective, removing organic materials without damaging silicon or
silicon dioxide is possible [25].
The unblocked part of silicon surface was then implanted with boron using Varian
Ion Implanter on VI-1-01 to 05 wafers and M1 wafer. The effect of the Faraday shield
implant on devices was mentioned in section 2.7. The dose and energy of this implant
was 5.2x1014 cm-2 and 60 keV. Note that VI-1-06 to 09 wafers did not get this implant
step. All device wafers and M1 monitor wafer were then put into a diffusion furnace for a
long Faraday shield drive-in / field oxide growth 2 (given in Appendix E-2), which was
used to drive- in the Faraday implant profile and to grow ~1 µm of wet oxide layer. Note
that on the field region, oxide thickness was thicker compare to the street region.
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Thickness results are in Appendix F (F.3). A micrograph image of the device at this stage
is shown in Fig. 4.5. A cross-section through the device at this stage is shown in Fig. 4.6.

Fig. 4.5. A micrograph image of the device after the Faraday drive- in / field oxide step.
~ 630 nm
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n substrate
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Fig. 4.6. A cross-section through the device after the Faraday drive- in / field oxide step.
Active Definition
The second field oxide grown previously was used for the active definition. The
active shield lithography (2nd lithography) was performed on all device wafers and M1.
All parameters used during this step can be found again in Appendix G. Standard coating
and developing programs (COAT.RCP and DEVELOP.RCP) were used for this
lithography step. All device wafers and M1 wafer were again immersed in a 10:1 BOE
for a timed etch and the photoresist layer was removed using a Branson Asher. This
lithography step defined where the VDMOS transistor would be. In addition, RCA clean
was performed again to ensure the cleanliness of wafers. A micrograph image of the
device at this stage is shown in Fig. 4.7. A cross-section through the device at this stage is
shown in Fig. 4.8.
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Fig. 4.7. A micrograph image of the device after the active definition step.
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Fig. 4.8. A cross-section through the device after the active definition step.
Gate Stack Layer
All device wafers and monitor wafer were put into a diffusion furnace for the gate
oxide growth to grow 100 nm of dry oxide layer. The recipe is given in Appendix E-3.
Prior to the oxide growth, the furnace tube was cleaned with chorine at elevated
temperature. The gate oxide thickness measurements are shown in Appendix F (F.4).
After the gate oxide growth, polysilicon gate layer was deposited on all device
and monitor wafers in a low-pressure chemical vapor deposition (LPCVD) furnace.
LPCVD is a commonly used tool in industry due to its uniformity and purity. Polysilicon
is generally deposited by the pyrolysis – thermal decomposition – of silane (SiH4 ) in the
temperature range of 580 to 650ºC. The recipe used for depositing 600 nm of polysilicon
is shown in Appendix H. M2 and M3 wafers were used as deposition rate monitor wafers.
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The deposition rate was approximately 6.3 nm/min in LPCVD. Using this deposition rate,
the deposit time was calculated to be 95 minutes for depositing 600 nm of polysilicon.
The polysilicon layer thickness measurements were measured on both Spectramap and
Nanospec on monitor wafers. The polysilicon thickness results are shown in Appendix F
(F.5.1).
The advantages of using the polysilicon gate, rather than the aluminum gate, for
the power MOSFET are 1) simplification of the metallization connection, 2) uniformity
and purity of the film, and 3) the self-aligned source with the gate edge. The main
disadvantage of using polysilicon is that it has a higher resistance than aluminum [7]. If
the resistance of the gate structure is high, the switching time of a power MOSFET will
be increased, thus reducing its upper operating frequency. For this reason, polysilicon
gate MOSFETs are used in high power, lower- frequency systems, while metal- gate
MOSFETs are used in high frequency (> 1 MHz) systems [4]. To lower the resistivity of
polysilicon gate, polysilicon layer was heavily doped with an n type dopant solution. In
addition, using polysilicon gate and phosphorus doped layer provide a good barrier to
mobile ions such as sodium, ensuring good threshold voltage stability [12]. There are
three commonly used techniques available to dope polysilicon: 1) diffusion, 2) ion
implantation, and 3) in situ doping. Out of these options, a simple diffusion technique
was used to dope polysilicon surface. Diffusion doping was carried out after polysilicon
deposition using a relatively high-temperature process.
All device and monitor wafers were doped with an n+ emitter solution (n-250
solution by Emulsitone) which contains methanol, Arsenic, and Pentoxide ethylalcohol.
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The device wafers were first spin coated (3000 RPM for 30 seconds) with this solution
using SCS spin coater. The Blue-M Oven was used to pre-bake the wafers (200ºC for 15
to 20 minutes), and then all device and monitor wafers were put into a diffusion furnace
for the high temperature (1000ºC) polysilicon doping diffusion. The recipe is given in
Appendix E-4. All wafers were then immersed in 10:1 BOE solution for 15 minutes to
remove a residual layer of the dopant solution. The doped polysilicon layer thickness
measurements were measured on both Spectramap and Nanospec. Since thickness of
polysilicon can vary after the doping step, it is important to measure the doped
polysilicon. The doped polysilicon thickness results are shown in Appendix F (F.5.2). A
cross-section through the device at this stage is shown in Fig. 4.9.

Polysilicon (600 nm)
Gate Oxide (100 nm)
Faraday

n- epilayer

~

n substrate

~

Fig. 4.9. A cross-section through the device after the poly-silicon deposition.
Backside Etch / Polysilicon Re-oxidation
The backside (drain contact) of the device and monitor wafers was etched at this
point. This step included etching of both polysilicon layer and gate oxide layer formed on
the backside of the wafer during the LPCVD polysilicon deposition and gate oxide
growth. The backside etch step was necessary for lot 1 wafers since the drain contact will
not be thinned down later in the process for this batch.
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LAM490 Autoetch Plasma Etcher was used to etch the polysilicon layer. The
recipe shown in Appendix I (I.1) was used. All wafers were then immersed in 5.2:1 BOE
solution for 5 minutes for etching approximately 100 nm of the gate oxide layer (on
backside of the wafers), making the backside of all wafers bare (silicon).
Wafers were then put into the furnace for polysilicon re-oxidation. The reoxidation recipe is given in Appendix E-5. In this step, a thin layer of wet oxide was
grown on polysilicon surface (with H2 O ambient at 850 ºC for 15 minutes). Another wet
etch step (5.2:1 BOE for 5 minutes) was performed to remove any phosphosilicate
residue left on polysilicon surface. Since a thin layer of oxide was grown on polysilicon
during the re-oxidation step, the residue was easily removed. Another polysilicon reoxidation step will be performed later in the process.
Implant Block Stack Deposition
A thin layer (50 nm) of TEOS SiO 2 and a layer of nitride (600 nm) were then
deposited over the wafers using a plasma enhanced chemical vapor deposition (PECVD)
technique. The polysilicon- TEOS SiO 2 -nitride stack was used as an implant blocking
layer for the upcoming implants – especially designed for UIS implant.
The underlying layer –50 nm thin TEOS SiO 2 layer – was used for an end point
detection layer (an etch stop layer for the nitride layer). PECVD technique was used to
deposit this TEOS SiO 2 layer, since using PECVD, films can be deposited at low
temperatures, resulting in films with a better step coverage, better gap filling, and lower
stress than films produced with LPCVD technique. PECVD TEOS SiO 2 deposition is
typically carried out at temperatures ranging from 250ºC to 425ºC and at pressures of 2 to
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10 Torr [25]. The TEOS [Si(OC2 H5 )4 ] with the presence of a plasma reacts with oxygen
[O2 ] as follows:
Si (OC 2 H 5 )4 (liquid ) + O2 (gas ) 2 SiO 2 ( solid ) + byproducts ( gas )

(4.1)

The Applied Materials P5000 PECVD tool was used to deposited 50 nm of TEOS
SiO 2 layer on all device and monitor wafers (M1, M2, M3, EXP01, and EXP02). The
recipe can be found in Appendix J (J.1). This recipe was originally made for depositing
100 nm of TEOS SiO 2 layer. In order to deposit 50 nm of TEOS SiO 2 layer, the
deposition time was changed on step 2 (Deposit) accordingly. A dummy wafer was used
for the deposition rate monitor wafer. TEOS SiO 2 thickness measurements on Nanospec
and Spectramap on a dummy wafer can be found in Appendix F (F.6).
Similar to the TEOS SiO 2 layer deposition step, silicon nitride layer was
deposited using CVD technique. There are two primary techniques to deposit silicon
nitride film – LPCVD and PECVD. In a proposed structure, a PECVD tool was used to
deposit silicon nitride layer. Silicon nitride is suited for its role as an implant mask layer
for UIS implant because of the following: 1) it can be prepared by PECVD tool to have a
low stress, 2) it can be deposited with low pinhole densities, 3) its step coverage to
underlying material is conformal, and 4) it can act as the resistant diffusion barrier. Table.
4.5 compares the properties of silicon nitride films prepared by LPCVD and PECVD [25].
Since PECVD tool could provide a uniform, lower stress film, it was used to deposit
silicon nitride film for this work. The inflicted stress test was performed prior to the
VDMOS fabrication and shown in section 4.2.
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LPCVD
PECVD
Composition
Si3 N4
Six Ny Hz
Si/N ratio
0.75
0.8-1.0
Refractive Index
2.0-2.1
2.0-2.1
3
Density
2.8-3.1 g/cm
2.5-2.8 g/cm3
10
2
Stress at 23ºC
1.2-1.8x10 dyn/cm 1-8x109 dyn/cm2
Step Coverage
Fair
Conformal
Plasma etch rate
20 nm/min
50 nm/min
Table. 4.5. Properties of silicon nitride prepared by PECVD and LPCVD.
Adapted from [25].
Using Applied Materials P5000 PECVD tool, 600 nm of PECVD silicon nitride
layer was deposited on all device and monitor wafers. The nitride recipe can be found in
Appendix K. This recipe was originally made for depositing 1µm of PECVD silicon
nitride layer. In order to deposit 600 nm of PECVD silicon nitride layer, the deposition
time was changed on step 2 (Deposit) accordingly. A dummy wafer was used for the
deposition rate monitor wafer. PECVD silicon nitride thickness measurements on
Nanospec and Spectramap on dummy wafers can be found in Appendix F (F.7). A crosssection through the device at this stage is shown in Fig. 4.10.
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Fig. 4.10. A cross-section through the device after PECVD nitride deposition.
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Gate Definition
The gate lithography (3rd lithography) was performed on all device wafers, M1,
M2 wafers, and EXP. 1 wafer using SSI resist coating, developing track and Canon i- line
stepper. All parameters used during this step can be found in Appendix G. Standard
coating and developing programs (COAT.RCP and DEVELOP.RCP) were used for this
lithography step. Since the gate stack was quite thick, the Canon stepper had trouble
aligning the reticle to wafers. For this reason, all wafers needed to be pre-aligned one by
one. Although the alignment was done individually, the alignment error resulted in
approximately zero for both x and y axis for all device wafers.
LAM490 Autoetch Plasma Etcher was used to etch the top nitride layer. The
recipe shown in Appendix I (I.2) was used. M2 wafer and EXP. wafers were used as
monitor dummies to find out nitride uniformity and etch rate of the Poly.RCP recipe.
After the etch rate was verified (both on un-patterned and patterned dummy wafers), all
device wafers and M1 wafer were dry etched. The underlying TEOS SiO 2 layer was used
as an end point detection layer. Since the nitride layer deposited on each wafer varied, the
total etch time for each device wafer also varied from 90 to 110 seconds.
In addition, etch rate of photoresist in Poly.RCP was found by using a dummy
wafer. Since photoresist act as an etch mask for dry etch steps, it was important for the
photoresist to have a high etch resistance. A dummy wafer was used to test the etch rate
of photoresist coated in SSI track. The etch rate of photoresist resulted in
158.11 nm/minute. Since the photoresist layer thickness coated in SSI track ~950 nm, the
photoresist could be used as the etch mask for ~6 minutes. After the nitride etch step, a
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wet etch of thin TEOS layer was performed using 10:1 BOE. All device wafers were
immersed in this solution for 1 minute.
Etching of polysilicon gate layer was performed in LAM 490 using the same
recipe used to etch PECVD nitride layer – Poly.RCP. M2 wafer was used again as a
monitor wafer. After the etch rate of polysilicon was verified (both on un-patterned and
patterned dummy wafers), all device wafers and M1 wafer were dry etched. The
underlying gate SiO 2 layer was used as an end point detection layer. Since the polysilicon
layer deposited on each wafer was slight different, the total etch time for each device
wafer were varied from 90 to 95 seconds. The gate oxide thickness was measured on VI01- 1, 3, and 5 wafers to verify if polysilicon layer was gone on unprotected region. This
data can be found in Appendix F (F.8).
All device wafers and M1 wafer were then immersed in PRS-2000 (PhotoResist
Strip-2000) solution to strip the photoresist from the wafers. In addition, RCA clean was
performed again to ensure the cleanliness of wafers. For this RCA clean step, the time of
50:1 HF etch between the cleaning steps was shortened to 20 seconds to avoid an
excessive etch of gate oxide layer. A micrograph image of the device at this stage is
shown in Fig. 4.11. A cross-section through the device at this stage is shown in Fig. 4.12.
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Fig. 4.11. A micrograph image of the device after the gate definition step.
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Fig. 4.12. A cross-section through the device after the gate definition step.
Body Implant / Body Drive-in / UIS Implant
The unprotected area of silicon surface (the gate stack was acting as an implant
mask for the protected area) was implanted with boron (B11) using Varian Ion Implanter
on VI-1-01 to 09 wafers and M1 wafer. The dose and energy of this implant was
5x1013 cm-2 and 100 keV. The gate oxide (100 nm) served as the layer to avoid
channeling of the implanted species. The implanted region would act as body region of
VDMOS transistor. All device wafers and M1 & M3 monitor wafers were then put into a
diffusion furnace for a body drive- in step. The recipe was used to drive- in the body
implant profile, and can be found in Appendix E-6. The estimated junction depth of body
implant after the drive-in step was ~ 3 µm.
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To perform the UIS implant step, the device wafers VI-1-01, 02, 03, 06 and 07
were sent out to Core Systems, as the Varian implanter could not implant any energy
settings higher than 175 keV. The effect of the UIS implant on devices was mentioned in
section 2.8. The dose and energy of this boron (B11) implant was 1x1014 cm-2 and
300 keV. Note that VI-1-04, 05, 08 and 09 wafers did not get this implant step following
the design of experiment shown in Table 4.3. A cross-section through the device at this
stage is shown in Fig. 4.13.
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Fig. 4.13. A cross-section through the device after UIS implant.
Nitride Etch / Oxide Etch
After the UIS implant step was performed on certain wafers, a nitride film was
etched since there were no purposes for the nitride film any longer (the nitride film was
used merely for the UIS implant block layer). An initial plan to etch the nitride film on
the substrate was to immerse the wafers in a hot phosphoric acid solution. This usually
etches both LPCVD and PECVD nitride films. It was found, however, that the nitride
film deposited on device wafers did not etch in the hot phosphoric acid solution. This
could be due to the stoichiometric change of nitride film during the high temperature
body-annealing step and/or during the ramp up/down step of the annealing step. Since the
nitride film could be dry etched, all device wafers went through a dry etch step.
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Since gas species in dry etch step (SF6 and Oxygen) could also attack films other
than nitride film (including oxide and poly silicon), some form of an etch block was
needed to protect these films that were not nitride. The contact cut lithography was used
to block the gas species from etching the unwanted layers. Using the contact cut mask,
only the part of gate and field region were etched. The nitride film on top of polysilicon
layer was etched, and metal contact could be made to polysilicon during a later process.
Note that nitride film still existed in some part of the wafer.
The nitride etch lithography (extra lithography) using the contact cut mask was
performed on all device wafers and M1 wafer using SSI resist coating, developing track
and Canon i- line stepper. All parameters used during this step can be found in Appendix
G

(G.1).

The

thicker

photoresist

coating

and

longer

developing

program

(COAT_THK.RCP and DEVELOP.RCP) on SSI track were used for this lithography
step. The thicker photoresist coating program was used. The longer developing time on
SSI track and higher exposure dose value on Canon stepper (300 mJ/cm2 ) were used to
make the etch area bigger. By making the etching area larger, more nitride film would be
etched away on top of the polysilicon gate.
LAM490 Autoetch Plasma Etcher was used to etch the unprotected nitride layer
region. The recipe shown in Appendix I (I.2) was used (etch time was varied). M1 and
M2 monitor wafers were used as monitor wafers to find out uniformity and etch rate of
the recipe. After the etch rate was verified (both on un-patterned and patterned monitor
wafers), all device wafers were dry etched. Since the nitride layer deposited on each
wafer varied, the total etch time for each device wafer also varied from 210 to 220
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seconds. After the nitride etch step, a wet etch of thin TEOS layer was performed using
10:1 BOE. All device wafers were immersed in this solution for 1 minute. All device
wafers and M1 wafer were then immersed in PRS-2000 (PhotoResist Strip-2000) solution
to strip the photoresist from the wafers. A micrograph image of the device at this stage is
shown in Fig. 4.14. A cross-section through the device at this stage is shown in Fig. 4.15.

Fig. 4.14. A micrograph image of the device after the nitride contact etch step.
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Fig. 4.15. A cross-section through the device after nitride etch.
At this point, the thickness of polysilicon gate was verified using Tencor
Profilometer. During the previous dry etch step, there was a possibility of overetching or
underetching of nitride film. If nitride film was overetched, not only underlying TEOS
oxide film but also polysilicon film might have been etched. The etching of polysilicon
layer would affect device characteristics. If nitride film was underetched (not completely
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etched), metal connection could not be made to polysilicon layer. For this reason, the
verification step was needed to be performed. The thickness measurements of the gate
stack before and after the nitride contact cut etch performed on Tencor Profilometer can
be found in Appendix F (F.9). Before the nitride etch step, the gate stack (nitride / TEOS
SiO 2 / Polysilicon / gate oxide) thickness resulted in 830 nm to 950 nm. After the nitride
etch step, the gate stack thickness ranged from 420 nm to 570 nm. Comparing this post
polysilicon gate stack data to measurements shown in Appendix F (F.5.1) (measurements
which were taken on M2 wafer right after polysilicon deposition), it was safe to say that
nitride film was etched completely in the required region. The measurements also showed
that polysilicon gate thickness varied within the wafer. This variance caused device
characteristic to vary at the testing stage. Also, since the expected thickness of the
implant block stack was supposed to be thicker (~1.2 µm), UIS implant species
penetrated through the implant block stack. This changed the device characteristic
(especially the threshold voltage) of the part of VDMOS transistors.
N+ / P+ Lithography and Implant
The n+ lithography (4th lithography) was performed on all device and M1 wafers
using SSI resist coating, developing track and Canon i- line stepper. All parameters used
during this step can be found in Appendix G (G.1). The thicker photoresist coating and
regular developing program (COAT_THK.RCP and DEVELOP.RCP) on SSI track were
used for this lithography step. The thicker photoresist coating program was used to
support the surface topography. A micrograph image taken after performing the n+
lithography is shown in Fig. 4.16.
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Fig. 4.16. A micrograph image of the device after the n+ lithography step.
All device wafers were then implanted with phosphorus (P31) using Varian Ion
Implanter. The dose and energy of this implant was 4x1015 cm-2 and 65 keV. This implant
step was self-aligned to the polysilicon edge. The implanted region would act as the
source (n+) region of VDMOS transistor. The photoresist on all wafers were then
removed (dry etched) in Branson Asher.
The p+ lithography (5th lithography) was performed on all device and M1 wafers
using SSI resist coating, developing track and Canon i- line stepper. All parameters used
during this step can be found in Appendix G (G.1). The standard photoresist coating and
developing program (COAT.RCP and DEVELOP.RCP) on SSI track were used for this
lithography step. The regular coating recipe was used since the thicker photoresist
coating recipe did not work for this lithography. A micrograph image taken after
performing the p+ lithography is shown in Fig. 4.17.
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Fig. 4.17. A micrograph image of the device after the p+ lithography step.
All device wafers were then implanted with boron (B11) using Varian Ion
Implanter. The dose and energy of this implant was 1x1015 cm-2 and 40 keV. This implant
step was again self-aligned to the polysilicon edge. The implanted region would act as the
p+ contact region of VDMOS transistor. This p+ region would be connected to n+ region
with metal connection later on the process. Since the vacuum chuck on the implanter had
some problem, VI-1-01 wafer was destroyed during this implant step. The 3D cross
section showing metal connection was already shown in Fig. 3.9. The photoresist on all
wafers were then removed (dry etched) in Branson Asher. RCA clean was performed on
all device wafers to ensure the cleanliness of wafers. For this RCA clean step, the time of
50:1 HF etch between the cleaning steps was shortened to 30 seconds to avoid an
excessive etch of gate oxide layer.
A micrograph image of device taken after performing both n+/p+ lithography and
implant steps is shown in Fig. 4.18. Fig. 4.19 and Fig. 4.20 both show a cross-section
through the device after n+ and p+ implant steps. Fig. 4.19 shows the cross-section
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portion formed by line A in Fig. 4.18, whereas Fig. 4.20 shows the cross-section portion
formed by line B in Fig. 4.18.

Line B
Line A

Fig. 4.18. A micrograph image of the device after n+/p+ implant steps.
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Fig. 4.19. A cross-section through the device after n+ and p+ implant steps (Line A)
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Fig. 4.20. A cross-section through the device after n+ and p+ implant steps (Line B).
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Poly Re-oxidation / TEOS Deposition / TEOS Densification
Wafers were put into the diffusion furnace for polysilicon re-oxidation using the
recipe shown in Appendix E-5. After plasma dry etch of polysilicon gate, there was
damage to edges of gate oxide region. For this reason polysilicon re-oxidation was done
to repair damage at edges of gate oxide.
TEOS SiO 2 deposition step was then performed to deposit 500 nm of TEOS SiO 2
pre-metal dielectric (PMD). The pre- metal dielectric was used as a dielectric isolation
layer between the polysilicon gate/interconnect level and Metal 1 (aluminum). Using the
Applied Materials P5000 PECVD tool , 500 nm of TEOS SiO 2 layer was deposited on all
device and M1 wafers. The recipe to deposit TEOS SiO 2 layer is shown in Appendix J
(J.2). A dummy wafer was used to determine the deposition rate of TEOS SiO 2 . TEOS
SiO 2 thickness measurements on Nanospec and Spectramap on a dummy wafer can be
found in Appendix F (F.10). A micrograph image of device taken after depositing TEOS
SiO 2 PMD layer is shown in Fig. 4.21. A cross-section through the device at this stage is
shown in Fig. 4.22.
Wafers were then put into the furnace for TEOS densification / annealing step,
using the recipe shown in Appendix E-7. In this step, both TEOS SiO 2 densification and
high temperature anneal were performed. Performing TEOS SiO 2 densification enhances
quality of deposited TEOS oxide layer. The high temperature annealing step ensures
thermal activation of implanted species and drives all junction depths to the final target
junction depths.
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Fig. 4.21. A micrograph image of the device after PMD deposition.

TEOS (500 nm)

n- epilayer
n substrate

~
~

~

Fig. 4.22. A cross-section through the device after PMD deposition.
Contact cut lithography and etch
In order to establish electrical connections between metal 1 (aluminum line) and
polysilicon gate, as well as between metal 1 and the silicon substrate, the openings in
PMD were necessary. The openings in PMD are referred to as contact holes (or contacts).
For creating contact holes, contact cut lithography step (6th lithography) was performed
on all device and M1 wafers using SSI resist coating, developing track and Canon -i line

77

stepper. All parameters used during this step can be found in Appendix G (G.1). The
standard photoresist coating and developing program (COAT.RCP and DEVELOP.RCP)
on SSI track were used for this lithography step. All device wafers and M1 wafer were
then immersed in a 10:1 BOE with surfactant for 10 minutes to etch contact hole
openings which had approximately 500 nm of TEOS oxide. Having surfactant in a
solution helps to etch small geometries such as contact hole openings. The photoresist
layer was then removed using Branson Asher and RCA clean was performed. A
micrograph image of the device at this stage is shown in Fig. 4.23. A cross-section
through the device at this stage is shown in Fig. 4.24.

Fig. 4.23. A micrograph image of the device after contact cut etch step.
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Fig. 4.24. A cross-section through the device after contact cut etch step.
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Aluminum Deposition, Lithography, and Etch / Sinter
Aluminum is the most widely used material for interconnect structures of the IC
industry. The main reasons for this are its low resistivity (~ 2.7 µO-cm) and compatibility
with silicon and SiO 2 . The deposited aluminum film adheres well to SiO 2 since during
aluminum sinter step, some of the SiO 2 layer forms a thin layer of Al2 O2 at the
aluminum/oxide interface. This promotes good adhesion between SiO 2 and aluminum.
Aluminum: 1% silicon mixture in place of pure aluminum was used for the
deposition material. This was done to prevent the problem of junction spiking which
takes place at the interface of a pure aluminum film and silicon substrate. When a pure
aluminum film is put into close contact with a silicon substrate material, a considerable
quantity of silicon can move from the region beneath the aluminum/silicon interface into
the aluminum layer. At same time, aluminum from the film will move to fill the voids
created by the departing silicon. If the aluminum goes through deeper than the pn
junction depth beneath the contact, the junction will be electrically shorted. Having a
small quantity of silicon in aluminum reduces the risk of having this effect.
The thin aluminum film (with 1% silicon) was deposited on all device and M1
wafer using CVC 601 sputtering tool. Prior to the sputtering step, all wafers were
immersed in 50:1 HF solution for 10 seconds. This was done to remove any native oxide
layer left on the surface of the wafers. The parameters used for depositing ~ 500 to
750 nm of aluminum film are shown in Appendix L (L.1). The step height measurements
were made on a dummy wafer after the sputter run using Tencor profilometer. The
aluminum thickness measurements can be found in Appendix F (F.11). The measured
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aluminum thickness resulted in the range of 700 to 850 nm. This value was about 100 nm
thicker than the target aluminum thickness.
After the deposition, the metal lithography step (7th lithography) was performed
on all device and M1 wafers using SSI resist coating, developing track and Canon i- line
stepper. All parameters used during this step can be found in Appendix G (G.1). The
thicker photoresist coating and standard developing program (COAT_THK.RCP and
DEVELOP.RCP) on SSI track were used for this lithography step. An extra hard bake
process (140ºC for 2 minutes) was performed on all device wafers using a hotplate. This
was done to improve the robustness of photoresist during an etch step.
The aluminum plasma etch was then performed on all device wafers using LAM
4600 metal etching tool. The set-up parameters used to etch aluminum film can be found
in Appendix M (M.1). M1 wafer was used as the etch monitor. Since dry etching of
aluminum may leave chlorine residues on the aluminum surfaces, exposure of these
residues to ambient air can lead to the formation of hydrochloric acid (HCl), which leads
to corrosion of aluminum film. For this reason, dry etched wafers were immediately put
into DI water rinse. All device wafers were then immersed in PRS-2000 (PhotoResist
Strip-2000) solution for 10 minutes to strip the photoresist from the wafers.
Wafers were then put into the furnace tube to perform sintering step on all device
wafers. The sintering step was done to reduce native oxide at the aluminum/silicon
interface, thereby reducing the contact resistance. In addition, the sintering step would
reduce the interface traps due to passivation with hydrogen molecules. The recipe can be
found in Appendix E-8.
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At this point, the silicon substrate could be thinned down from backside to reduce
the substrate resistance. The device wafers, however, would be tested at this point for
reducing the fabrication time. A micrograph image of the completed device at this stage
is shown in Fig. 4.25. A cross-section through the device at this stage is shown in Fig.
4.26. The electrical characterization of completed VDMOS transistors will be described
in the following chapter.

Fig. 4.25. A micrograph image of a completed device.
Aluminum

n- epilayer

~

n substrate

Fig. 4.26. A cross-section of a completed device.
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Chapter 5

Electrical Characterization
5.1

Testing Overview
The fabricated 6’’ VDMOS device wafers discussed in Chapter 4 were

electrically tested. DC output results including ID-VG transfer curves (VT sweep plot),
family of curves (ID-VD), and breakdown voltage plot were obtained on the device wafers.
The measurements were taken both with a high and low current conditions. Most of the
high current characterization was performed at Spectrum Devices. After DC tests were
completed at RIT, wafers will be sent to Spectrum Devices for backend fabrication steps
such as substrate thinning and packaging. For this reason, device wafers did not receive a
backside aluminum contact. The backside of device wafers at this stage had 650 to
700 µm heavily Arsenic doped substrate, and was used as the drain contact of VDMOS
transistors. A picture of a completed device wafer and a micrograph image of a
completed VDMOS transistor are shown in Fig. 5.1.

Fig. 5.1. Pictures of a completed device wafer (left) and transistor (right). There are 66
dies in each wafer. Each die contains eight transistors. A blown-up picture shows one
VDMOS transistor and test structures. Forty devices are connected in parallel to create
one transistor with large effective widths. Each device contains 66 individual cells.
83

5.2

Testing Equipment
Several testing instruments were used at RIT to obtain DC output results. These

instruments included Tektronix Type 576 curve tracer, HP (Hewlett Packard) 4145
parameter analyzer with Metrics ICS (Interactive Characterization Software) PC interface,
and combination of Agilent-HP6216B, Keithley 2420, Agilent 34401A. The detail
descriptions of each instrument are given in following sections.
The Tektronix Type 576 curve tracer shown in Fig. 5.2 is a rugged high power
measurement system for performing tests on two and three terminal discrete
semiconductors. Since this instrument had an ability to generate a voltage that was
greater than 300 V to test the power devices and it was used to obtain the breakdown
voltage of VDMOS transistors at wafer level. The output result of VDMOS transistor
could be generated immediately after test connections were made. The disadvantage of
this instrument was that it did not have ability to export captured data to a computer
program for further analysis.

Fig. 5.2. A picture of the Tektronix Type 576 curve tracer used for wafer level
breakdown voltage measurements.

84

The HP4145A Semiconductor parameter analyzer with the HP16058A test fixture,
shown in Fig. 5.3, is a useful instrument for characterizing semiconductor devices. It has
up to four probes that can serve as voltage sources, current sources, voltage measuring
monitors, and current measuring monitors. These probes were designed to be
programmed through a menu-driven user- interface. Possible measurements included, I-V
curve of a simple two terminal device, ID-VG graphs for MOSFETs, etc. ICS (Version
3.5.2 with Registration #: IA52125A) by Metrics Technology Inc. was used for userinterface software to drive this instrument. Unlike the Tektronix Type 576 curve tracer,
HP4145A had a capability to export data to a computer for further analysis. Since this
instrument had a current compliance level of 100 mA, only low current measurements
could be taken. The maximum current of 100 mA would not be enough for measuring the
VDMOS transistors at full capacity. In addition, the maximum supply voltage of the
HP4145 was 100 V, which was insufficient to measure the breakdown voltage.

Fig. 5.3. A picture of the HP4145 parameter analyzer used for performing low current
DC tests at RIT.
To obtain high current measurements, the combination of Agilent-HP6216B,
Keithley 2420, Agilent 34401A ammeter, & Agilent excel program was used. The
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Agilent-HP 6216A Power Supply is a compact well-regulated DC voltage/current supply
designed especially for bench use. The Keithley 2420 (stand alone source- monitor units
(SMU)) is a high-current source meter designed to supply and measure voltage from
5 µV to 60 V and current from 100 pA to 3 A. Agilent’s excel program (Excel IntuiLink
for Multimeters Toolbar Addin Utility) was used to collect current measurements taken
on the Agilent 34401A ammeter. Using these instruments, wafer- level high-current
measurements were possible at RIT.
All of the measurement set-ups at RIT contain a microscope stage (Microzoom by
Bausch & Lomb), probes, a charge-coupled device (CCD) camera (DSP Sony color super
HAD CCD), and a light source (LUMINA by Chiu Technical Corporation) for
performing wafer level measurements. The device wafers were placed on the microscope
stage with a vacuum chuck. The gate and source/body probes were then connected to the
right contact pads on the wafer before testing the wafers. This wafer set- up configuration
can be seen in Fig. 5.4.

Fig. 5.4. A picture of Microzoom microscope station and probes.
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The DC testing of VDMOS transistor was also conducted at Spectrum Devices.
The Electroglas Model 2001CX automatic probe station (with HP4062C parameter
analyzer) was used to evaluate DC output results including transfer characteristics, family
of curves, etc. with a high current measurement capability. Table 5.1 lists the comparison
(advantages and disadvantages) of the electrical test equipment.
Instrument
Tektonix Type 576
Curve Tracer
HP4145
Parameter Analyzer
Keithley 242
HP 6216B
Agilent 34401
combination

Advantages
Can obtain result instantly
High voltage can be supplied
Able to export data
Able to perform multiple test at once
High current compliance (3.6 A)

Disadvantages
Unable to export data
Breakdown voltage test only
Low current compliance (100 mA)
Unable to perform multiple test

Able to export data
Able to perform high current test

Electroglas Model 2001 CX
Automatic prober
(with HP 4062C)

Able to export data
Automatic wafer level test set-up

Located in Spectrum Devices

Fast measurement time

Table 5.1. Testing equipment comparison (advantages and disadvantages).
5.3

Electrical Test
Electrical tests were performed on five different sites of the wafer. Using a test

structure as a reference point, identical sites were measured to promote consistency as
shown in Fig. 5.5. The obtained results were labeled with its corresponding wafer number
and location within the wafer. (For example, a plot labeled with 3.2 means that the
measurement was taken from wafer number 3 at location 2.) Although measurements
were taken from the five sites indicated, locations 3 and 4 typically gave better results
compared to the other locations for all wafers. For this reason, locations 3 and 4 were the
primary sites to gather representative data. It is expected that measurement variation
observed across the device wafer is due to non-uniform etching of the gate stack; further
investigation is required for confirmation.
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Fig. 5.5. Measurement sites used for taking consistent measurements.

5.3.1 Transfer curve (VT sweep)
To test if transistors were successfully fabricated, ID-VG (VT sweep) test was
performed first using the HP4145A Semiconductor parameter analyzer with HP16058A
test fixture mentioned in 5.2. The test set-up and testing conditions used in RIT to obtain
VT sweep curve is shown in Fig. 5.6. As mentioned before, with the HP4145 analyzer
only low current measurements could be taken (up to 100 mA).

Fig. 5.6. The test set-up and testing conditions for obtaining VT sweep curve and family
of curves at low current level using the HP4145 Parameter Analyzer.
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Fig. 5.7 and Fig. 5.8 show the representative linear and saturation transfer curves
taken from the wafer 8.4, respectively. Note that wafer 8.4 did not have any special
implant treatments. Fitting the steepest slope of the transfer curve, the x-intercept was
found in order to extract the threshold voltage of the device for both linear (VD at 0.1 V)
and saturation regions (VD at 10 V). The extracted threshold voltage value was 3.845 V
for the linear region and 3.800 V for the saturation region. The leaning characteristic at
the higher gate voltage (Fig. 5.7) is due to series resistance. The threshold voltages of
each device wafer were then extracted and listed in Fig. 5.9. In Fig. 5.9, the drain current
approached the compliance level of the HP4145 (square root of 100 mA is ~320

mA ).

The summary table with the threshold voltage values for different treatment combination
can be found later in this section.

Fig. 5.7. The linear transfer curve of VDMOS transistor taken from the wafer 8.4 (no
special implant steps). The second figure shows a VT sweep plotted in logarithmic scale.
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Fig. 5.8. The saturation transfer curve of VDMOS transistor taken from the wafer 8.4 (no
special implant steps). The second figure shows a VT sweep plotted in logarithmic scale.

Fig. 5.9. The comparison of VT sweep plots for difference treatment combinations.
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The device wafers 3, 5, 7, and 9 were brought over to Spectrum Devices for
taking high current/voltage measurements using the Electroglas Model 2001CX (with
HP4062C). The measurements taken at Spectrum Devices were not limited to the
compliance limit of an instrument, which was encountered during testing performed at
RIT (e.g. 1 mA /100 V compliance limit of the HP4145). Fig. 5.10 shows the
representative ID vs. VG plot of each wafer (with constant VDS = 10 V). Using this plot, VT
was extracted at ID = 100 mA and listed in Fig. 5.10.

Fig. 5.10. The representative IDS vs. VG. The drain current was extracted at VT = 100 mA.
Table 5.2 shows threshold voltages extracted from both Fig. 5.9 and Fig. 5.10. For
Fig. 5.9 the devices that did not go through the UIS implant step resulted in threshold
voltage of ~ 3.8 V, whereas ones that went through the UIS implant step resulted in
threshold voltage of ~ 5.8 V (up to ~ 7 V for wafer 7). This is an indication of implant
masking layer not blocking the UIS implant. The VT results extracted from Fig. 5.10 were
comparable to ones obtained at RIT except for result obtained on wafer 3. The UIS
implant step increased VT value on wafer 3 where the blocking layer did not sufficiently
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block the UIS implant species. The UIS implant step was only partially blocked by the
blocking layer on wafer 3.
Wafer # (TCs)
2.4 (Both Implants)
3.4 (Both Implants)
4.4 (Faraday)
5.4 (Faraday)
6.4 (UIS)
7.4 (UIS)
8.4 (No Implants)
9.4 (No Implants)

VD (V)
0.1
10
10
0.1
10
10
0.1
10
10
0.1
10
10

VT (V)
from Fig. 5.9
5.87755
5.7884
6.6862
3.825
3.808031
3.86504
5.64703
5.59167
7.18771
3.845361
3.797416
3.64689

VT (V)
from Fig. 5.10

3.67

4.53

7.55

4.34

Table 5.2. The threshold voltage extracted from the transfer curves.
5.3.2 Output characteristic curve (Family of Curves)
ID-VG (VT sweep) test was performed using the HP4145. The test set-up and
testing conditions used in RIT to obtain family of curves are shown in Fig. 5.6. Fig. 5.11
shows the representative family of curves taken on the wafer 8.4. The drain current again
hit the compliance level (0.1 A) of the HP4145 at the gate voltage of 6 V. Although full
capacity of the transistor was not determined using the HP4145 analyzer, the plot still
showed the “quadratic effect” of a typical MOSFET.
ID-VD (family of curves) test was also performed using the combination of several
measurement instruments with high current measurement capability mentioned in 5.2.
The test set-up used to obtain family of curves is shown in Fig. 5.12. Since no computer
interface program was used to drive these instruments, the drain current had to be
measured individually for each gate voltage. The drain voltage was supplied and swept
using the Keithley 2420 voltage source, the constant gate voltage was supplied by the
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HP6216B power supply. The Agilent excel program was used to extract data from the
drain current measured with the Agilent 34401A ammeter at the drain terminal.

Fig. 5.11. The family of curves of VDMOS transistor taken from the wafer 8.4.

Fig. 5.12. The test set-up for obtaining family of curves using HP 6216B, Keithley 2420,
and Agilent 34401A ammeter.
Since it was possible to take high current measurements, the true DC
characteristics of device were obtained. Fig. 5.13 shows the representative family of
curves taken from wafer 8.4. The plot again showed the “quadratic effect” of a typical
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low power MOSFET. The leaning characteristic of the slope was due to high drain
resistance with a higher applied voltage. (This effect was shown in section 2.4.)

Fig. 5.13. The family of curves (high current) of VDMOS transistor taken from wafer 8.4.
In Spectrum Devices, more than two source probes are used for the source contact.
This is done to avoid current crowding on a single probe. By having more probes, current
will be shared among probes. In addition, since the distance that current need to travel
decreases as more probes are used, the series resistance (from the metal) should decrease.
As a result, the drain current should increase. To verify if this was actually the case, the
drain current of device was measured and compared for the set-up with one and two
source probes. Fig. 5.14 shows the difference made in drain current by using the different
number of source probes. Using two source probes, the drain current increased by
multiples of ~2.5.
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Fig. 5.14. The family of curves (high current) of VDMOS transistor taken from wafer 2.3.
This plot shows the difference in drain current made by using the different number of
source probes.
5.3.3 Breakdown voltage test
The Tektronix Type 576 curve tracer was used to obtain the breakdown voltage of
VDMOS transistors (wafer level) mentioned in section 2.5. The test set-up used to obtain
breakdown voltage is shown in Fig. 5.15. The source and gate was shorted and grounded.
The drain was swept from 0 V to the breakdown voltage point.

.
Fig. 5.15. The test set-up for obtaining breakdown voltage using the Tektronix Type 576
curve tracer.
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Since the data could not be exported from the curve tracer to the computer,
pictures of breakdown voltage plot were taken with a digital camera. The representative
picture that shows breakdown voltage of VDMOS transistor can be seen in Fig. 5.16.
Instead of measuring BVDSS at ID = 250 µA (typical measurements taken mentioned in
2.5), BVDSS was extracted at ID = 100 mA. This was done to compare the result to device
specifications that was chosen by Spectrum Devices. The devices that went through the
Faraday shield implant step resulted in the breakdown voltage of ~ 160 V, whereas ones
that did not go through the Faraday shield implant step resulted in breakdown voltage of
~ 120 V. This shift in the breakdown voltage was expected and reason for this can be
found in section 2.5.

Fig. 5.16. The representative picture that shows breakdown voltage of the wafer 8.4
obtained using the Tektronix Type 576 curve tracer along with list of breakdown voltages.
Breakdown voltage test was also performed at Spectrum Devices. Fig. 5.17,
which shows ID vs. VDS plots with VGS = 0 V, was used to extract the BVDSS values of each
wafer. BVDSS value was extracted at ID = 100 mA for each wafer (circled area in the
figure) and listed in Table 5.3. The BVDSS results were similar to ones obtained at RIT
using the Tektronix Type 576 curve tracer. BVDSS values were much higher for the wafers
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that were implanted with Faraday implant. In addition, on the wafers that had Faraday
implant treatment, the ones that had double Faraday rings around the device exhibited the
higher BVDSS values.

Fig. 5.17. The representative IDS vs. VDS plot that was used to extract BVDSS of each wafer.
The circle represents the drain current where BVDSS was extracted (100 mA).
VGS (V) = 0
Extracted @ ID = 100 mA
BVDSS (V)
181.2
Wafer 3 (UIS / Double Faraday)
146.9
Wafer 3 (Single Faraday ring)
179.9
Wafer 5 (Double Faraday)
148.3
Wafer 5 (Single Faraday ring)
85.9
Wafer 7 (UIS)
107.9
Wafer 9 (no implants)
Table 5.3. BVDSS values extracted from Fig. 5.17.
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5.3.4 Transconductance
The transconductance (gfs), which measures a gain of transistors, mentioned in
section 2.6 was calculated using data from family of curves shown in 5.3.2. Table 5.4
(low current plot) and Table 5.5 (high current plot) list transconductance values of each
device. Transconductance was consistent for all wafers except for wafers 6 and 7 that
went through only UIS implant step. Typically, transconductance values were higher for
measurements taken with the test set-up with two source probes.

gfs (mhos)
(@ VD=10 V)
2.4 0.0792 VG from 8 to 8.5 V
3.4 0.0637 VG from 8 to 8.5 V
4.4 0.0834 VG from 4.5 to 5 V
5.4 0.0718 VG from 4.5 to 5 V
6.4 0.0447 VG from 8 to 8.5 V
7.4 0.0471 VG from 5 to 5.5 V
8.4 0.0755 VG from 5 to 5.5 V
9.4 0.0792 VG from 4.5 to 5 V
Table 5.4. The transconductance extracted from the family of curves (low current).

2 Source Probes

1 Source Probe

Wafer # >

2.3

4.4

6.4

8.3

? VG
14V-16V
12V-14V
10V-12V
9V-10V
6V-8V

gfs
0.125
0.142
0.126
0.105
0.038

? VG

gfs

? VG

gfs

? VG
8V-9V
6V-8V

gfs
0.181
0.122

? VG
12V-14V

gfs
0.300

? VG
7V-9V

gfs
0.488

? VG
12V-14V

gfs
0.573

? VG

gfs

10V-12V
9V-10V

0.333
0.289

6V-7V
5V-6V

0.669
0.319

10V-12V
9V-10V

0.268
0.201

8V-9V

0.121

6V-8V

0.061

Table 5.5. The transconductance values extracted from the family of curves (high current).
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Fig. 5.18 shows the representative ID vs. gfs plot of each wafer (with constant
VD = 10 V). taken at Spectrum Devices. Using this plot, gfs was extracted at ID = 5.0 A
and listed in Table 5.6. The gfs measurements taken at Spectrum Devices were higher
than the results obtained at RIT. This was because at RIT only gfs up to ID = 0.1 A could
be measured. In addition, another reason could be that more than two source probes were
used for the source contact in Spectrum Devices. The wafer 9, which did not go through
any implant step, had the highest gfs value. Both the Faraday and UIS implant steps might
have degraded the device performance.

Fig. 5.18. The representative ID vs. gfs plot of each wafer. The circle represents the drain
current where gfs was extracted (5 A).
VDS (V) = 10
Extracted @ ID = 5.0 A
gfs (mhos)
5.555
Wafer 3 (UIS / Faraday)
6.944
Wafer 5 (Faraday)
6.25
Wafer 7 (UIS)
7.812
Wafer 9 (no implants)
Table 5.6. gfs values extracted from Fig. 5.18.
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5.3.5 Zero gate voltage drain current
Fig. 5.19 shows the representative ID vs. VDS plot of each wafer (with constant
VGS = 0 V) used to extract IDSS values. IDSS is the drain current measured at VG = 0 V and
VD = 50 V, and listed in Table 5.7. The drain current leakage values were low for all
wafers except for wafer 9. When VD was increased, IDSS also increased. This effect could
be easily seen on wafer 9.
VGS (V) = 0
Extracted @ VDS = 50 V
IDSS (mA)
0.22
Wafer 3 (UIS / Faraday)
0.06
Wafer 5 (Faraday)
0.06
Wafer 7 (UIS)
4.3
Wafer 9 (no implants)
Table 5.7. IDSS values extracted from Fig. 5.19.

Fig. 5.19. The representative ID vs. VDS plot of each wafer used to extract IDSS values. The
circle represents the drain voltage where gfs was extracted (50 V).
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5.3.6 Resistive / Capacitive Load Test
The Agilent 33220A function / arbitrary waveform generator and the Agilent
DS03202 digital oscilloscope were used to produce input/output waveforms to extract the
rise/fall time of a VDMOS device in a capacitive load condition. The test set-up and
testing condition for this test can be seen in Fig. 5.20. The sinusoid input signals were
applied for test circuits with various output capacitance load.

Fig. 5.20. The test set-up and testing condition of a capacitive load test. CL value was
changed to 0 F, 4.7 nF, and 10 nF. RL value was set to 220 O. The frequency of the
waveform was also varied (100k, 500k, and 1MHz).
Fig. 5.21 shows the input/output waveforms of the capacitive load test for
different capacitor and frequency values. The input waveform (top-channel 1) and the
output waveform (bottom-channel 2) channels were connected to the oscilloscope as
shown in Fig. 5.20. At 500 kHz, the load capacitor (for both 4.7 nF and 10 nF) could not
be fully charged within a period, thus giving a lower output voltage value. Table 5.8
shows the rise and fall time of VDMOS transistors in a resistive load / capacitive load
condition for each treatment combination. The wafer 8 (no implant) resulted in fastest
rise and fall times.
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Fig. 5.21. The input/output waveforms of capacitive load test for different capacitor and
frequency values.

Table 5.8. The rise time and fall time of VDMOS transistors in a resistive load /
capacitive load condition.
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5.3.7 UIS implant AC (High Frequency) Test
Although it would be interesting to see the impact of UIS implant step on a device
performance, no AC test was yet to be performed due to the time constraint (only wafer
level testing was possible at this point). The wafers needed to be thinned down, deposited
with a backside metal, and packaged first in order to perform an AC test.
5.3.8 Terminal Capacitances
The effect of the Faraday shield implant on the terminal capacitance values were
verified. As it was mentioned in 2.7, the Faraday shield implant was performed to shift
the parasitic gate-field capacitance over to the input side of the device, which should
dramatically improve the frequency response of the device. Fig. 5.22 shows the terminal
capacitance measurements taken for each wafer. Coss values were consistent for each
wafer. While Ciss values increased, Crss values were lower (20–30 pF compare to 50–
60 pF) for the wafers with the Faraday implant treatment. The results were expected and
mentioned in section 2.7. Although a high frequency response could not be measured at
this point, the impact of the Faraday shield implant on device performance was verified.

Fig. 5.22. The terminal capacitance measurements taken at Spectrum Devices for each
wafer. Crss values were lower for the wafers with Faraday implant treatment.
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5.3.9 Failure Analysis
Although successfully working VDMOS transistors were fabricated, there were
device performance and yield issues encountered during this experiment. These include:
(1) non-uniform output results taken across the same wafer and (2) threshold voltage
differences obtained from wafers with different treatment combinations.
As it was mentioned before, electrical measurements were taken from five
different sites shown in Fig. 5.5. The locations 3 and 4 (with wafer flats down, the right
side of the wafer) usually resulted in better device performance compare to the other sites.
For example, measured source-to-drain leakage current was lower, and there were less
shorted connections. Although there was no clear evidence to why the output
performance was different across the wafer, the non-uniform measurements could be due
to non-uniform dry etch process that was completed to etch the nitride layer. Table 5.9
shows the nitride thickness measurements taken on VI-01-09 wafer during nitride etch
performed in LAM490. The etched area (where it was not protected by photoresist) was
measured during each etch step. The color in the parenthesis describes the color of the
etched area under a microscope. Since the implant block stack included gate oxide /
polysilicon / TEOS oxide / PECVD nitride, there was no certain recipe that could be used
on Nanospec. For this reason, recipe to measure oxide layer on polysilicon was used to
get a reference measurement of the implant block stack. Looking at Table 5.9 along with
the step height measurements taken on the profilometer which is shown in Appendix
(F.9), it was found that etch rate was not uniform across the wafer during the nitride etch
step. Location 2 and 5 (the left side of the wafer when wafer flat is on the bottom)
typically had a lower etch rate (~ 20 nm/min lower) compare to other sites. Since etch
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rate was lower at those sites, nitride layer might not have been etched completely,
causing some part of the metal line not connecting to polysilicon at the later step. This
might have caused an unusual distribution of current through a device that led to poor
device performance on the certain areas of the wafer.
Total Etch Time >
0
160
190
220
632.3
463.7 (light green)
417.7 (yellow) 398.2
1 (nm)
585.2
411.3 (yellow)
463.7 (light blue) 371.8
2 (nm)
465.4
472.5 (pink)
388.4 (light blue) 357.7
3 (nm)
569.9
403.5
(yellow/orange)
428.4 (dark blue) 355.0
4 (nm)
594.8
452.0 (-)
375.5 (yellow) 382.2
5 (nm)
Table 5.9. The implant block stack thickness measurements taken on VI-01-09 wafer
using Nanospec. The total etch time is the etch time used to etch the nitride layer using
LAM490. The color in the parenthesis describe the color of the etched area under
microscope.
It was noted in section 3.2 that UIS implant should not have a significant effect on
static characteristics of a device (threshold voltage, the maximum drain current, etc).
However, it was shown in Table 5.2 and Fig. 5.9 that threshold voltage shift was
observed between wafers that had different treatment combinations. This was most likely
due to the UIS implant species penetrating through the implant block stack. If all
deposition steps were performed correctly, the implant block stack would be resulted in
~1.35 µm (600 nm nitride / 50 nm TEOS oxide / 600 nm polysilicon / 100 nm gate oxide).
When the step height measurements were taken, the implant block stack resulted in 800900 nm (shown in Appendix F.9).
During the preliminary test (mentioned in section 4.1), the result suggested that
implant block stack of ~1.3 µm would block the UIS implant species from getting into
protected region. This test procedure (using SRIM) was repeated again with the stack
thickness of 800 -900 nm. Fig. 5.17 shows the boron ion distribution in the implant block
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stack. The thinner implant block stack was not able to block the implant species; boron
was implanted through the implant block stack. With boron implanted through the stack,
the doping concentration of n type substrate region was increased, which led to shift in
the threshold voltage. In addition, ATHENA and ATLAS software was used to verify this
shift in the threshold voltage by changing the implant block stack thickness. Table 5.10
lists the threshold voltage obtained from the VDMOS structures with different implant
block thickness. When the thickness was reduced to 0.83 µm, boron started to implant
through the implant block stack, thus changing the threshold value of the device. This
explains why there were a threshold voltage difference between wafers with and without
the UIS implant step.

Fig. 5.23. The boron ion distribution in the implant block stack. Left: 600 nm Nitride /
50 nm TEOS SiO2 / 600 nm polysilicon. Right: 230 nm Nitride / 50 nm TEOS SiO2 /
600 nm polysilicon, using the implant energy of 300 keV and the implant dose of
1x1014 cm-2 simulated in SRIM.
Layer Thickness (µm)
Dose (cm-2)
Atlas VT (V)at VD of
Peak Boron
-2
(cm
)
Poly. TEOS Nitride Gate
UIS
10 V 30 V 50 V
14
0.6
0.05
0.6
0.1
1.00x10
0
3.226
14
0.45
0.05
0.26
0.1
1.00x10
0
3.310 3.311
0.45
0.05
0.23
0.1
1.00x1014
3.00x1016
3.904 3.904
14
16
0.45
0.05
0.225
0.1
1.00x10
4.00x10
4.113 4.116
Table 5.10. Table showing the threshold voltage shift due to boron implanting through
the implant block stack.
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Chapter 6

Conclusion
This project supported a new development initiative of the project sponsor,
Spectrum Devices, a company that has been working with the Microelectronic
Engineering Department at RIT on power device technologies over the last two years. A
VDMOS transistor process was successfully designed, which involved the development
of implant and diffusion processes and process integration resulting in a fully self-aligned
gate/source/body structure. The technical merit in this project was the investigation of the
relationship between electrical device performance and the physical device structure
defined by the layout and process parameters.
Mentor Graphics IC Station software was used for the layout of an interdigitated
power VDMOS transistor. Within each wafer there are 66 chips. Each chip contains eight
transistors. Each transistor is comprised of forty individual devices connected through
metallization in parallel for current distribution and heat reduction. Each device consists
of 66 individual cells (source/gate/source fingers, ~150 µm long) connected in parallel.
The interdigitated design used in the VDMOS structure is area-efficient and provides a
remarkable effective width of approximately 0.8 meters per device.
The process design included features that are capable of reducing parasitic device
effects. A Faraday shield implant was implemented to shift the parasitic gate-field
capacitance over to the input side of the device, which should dramatically improve the
frequency response, and increase the breakdown voltage of the device. The UIS implant
was implemented to reduce the susceptibility to avalanche failure (parasitic BJT turn-on).
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The designed process also avoided the use for additional masking levels for these features,
maintaining a self-aligned structure. Silvaco ATHENA and ATLAS simulation tools
were used as the process and device simulation software for modeling fabrication
processes. The combination of both made it possible to determine the expected impact of
process parameters on device characteristics. The VDMOS structure was simulated both
with and without the UIS implant to ensure this implant step would significantly reduce
the effect of a parasitic BJT without altering the static characteristics of the device.
The VDMOS transistor layout and process design was then verified through
device fabrication and electrical characterization. A successful extraction of the transfer
curves, family of curves, and breakdown voltage plots both in low and high current range,
was achieved with representative plots shown in Fig.6.1, Fig. 6.2, and Fig. 6.3.

Fig. 6.1. The representative plot of transfer curves (VT sweep).
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Fig. 6.2. The representative plot of family of curves.

Fig. 6.3. The representative plot of breakdown voltage plot.
The VDMOS transistors did in fact meet target DC on-state and off-state
performance specifications. The devices exhibited a breakdown voltage of up to 180 V, a
threshold voltage of ~3.8 V, a transconductance up to ~7 mhos, and an operating current
exceeding several amps of current at drain voltage of 10 V. The summary of results
obtained for VDMOS transistors were compared to the target specification values
provided by Spectrum Devices and shown in Table 6.1.
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Target Spec
UIS/Faraday Faraday
UIS
No Implants
BVDSS (V) > 125
180
180
~86
~110
gfs (mhos)
>4
5.56
6.94
6.25
7.812
VT (V)
1–5
3.67
4.53
7.55
4.34
IDSS (mA)
<5
0.22
0.06
0.06
4.3
Table 6.1. Device results compared to device target specifications given in
[11]. The gray shaded numbers represent results that did not meet the
target specification values.
The wafers that went through the Faraday implant step exhibited a higher BVDSS
value with value of 180 V. The wafers, with no Faraday implant treatment did not meet
the target BVDSS specification., thus performing the Faraday implant was necessary to
create a VDMOS transistor with a sufficiently high BVDSS value. Most wafers with the
UIS implant did not meet the VT specification (between 1 and 5 V). As for gfs and IDSS, all
representative data met the target values.
Although the fabrication of the working VDMOS transistors was successful, there
are still areas for additional investigation. The wafers with the UIS treatment did not meet
several specifications given by Spectrum Devices; most likely due to the UIS implant
species penetrating through the implant block stack, thus altering the characteristics.
While a simple adjustment in the gate stack thickness should fix this problem, at this time
the influence of the UIS implant is not yet well-established. In addition, further AC
characterization is needed to confirm the influence of the Faraday shield on frequency
response and to determine the susceptibility to avalanche failure (parasitic BJT turn-on)
at high frequency operation. This information is crucial since VDMOS transistors can
enter the avalanche stage and can be destroyed if the parasitic BJT is not suppressed by
the UIS implant. One or two successive process runs with only minor adjustments should
yield VDMOS devices that meet all target specifications.
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Appendices
Appendix A: Threshold Voltage Relationships [7]
The value of the threshold voltage, VT, for a power VDMOS transistor can be
calculated using Equation A.1.

VT =

QD ( Qox
+ 0VTh ( VCP
Cox

(A.1)

where QD is the fixed charge stored per unit area in the depletion layer, Qox is the surface
charge caused by ionized impurities at the semiconductor-insulator interface, Cox is the
capacitance per unit area of the gate oxide, VCP is the contact potential given by Equation
A.2.
VCP =

kT N A N D
ln
2
q
ni

(A.2)

where k is the Boltzmann constant, T is the temperature, q is the elementary charge, NA is
the acceptor concentration, ND is the donor concentration, and ni is the intrinsic
concentration. The values for !Th and QD can be calculated using Equations A.3 and A.4,
respectively.
0VTh =

2kT . N A +
ln ,
ni )*
q
-

Q D = (2q# 0# Si N A 0VTh )

1

(A.3)

2

where e0 is the permittivity constant and eSi is the permittivity of the silicon.
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(A.4)

Appendix B-1: Components of On State Resistance
The equations for calculating each resistance values for the on state resistance can
be calculated using Equations B.1, B.2, B.3, and B.4 [1, 12].
The channel resistance RCH can be determined by the channel length, gate oxide
thickness, carrier mobility, threshold voltage, and the gate voltage applied to the device,
shown in Equation B.1.

I
1
z
= D = µ eff Cox (VGS ( VGS (th) )
RCH VCH l

(B.1)

where z is the width of the inversion layer and l is the length of the inversion layer. This
resistance can be varied by changing the width and length of the channel, the oxide
thickness, and gate driving voltage. RCH can be reduced by lowering the gate oxide layer
thickness.
The accumulation layer is the accumulated silicon interface layer under the gate
stack when the gate is biased above the threshold voltage. The resistance of this layer,
known as accumulation resistance (RA) is determined by using equation Equation B.2.
RA =

(lG ( x p )
KA
z µ na Cox (VGS ( VGS(th) )

(B.2)

where KA is the spreading current coefficient (~3) in surface layer, z is the width of the
gate, lG is the width of space between the cells, x p is the thickness of body layer, and µna
is the electron mobility in the accumulation layer.
The resistance of the bulk semiconductor – the drain region (RD0) can be
calculated by using Equation B.3.
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K S wN
zl G

RD 0 = $ N

(B.3)

where KS is the spreading current coefficient in an epilayer, wN is the epilayer thickness,
and $N is the resistivity of the epilayer. The thickness and resistivity of the epilayer can
be changed to vary RD.
The resistance of n+ substrate can be calculated by Equation B.4.

RSub = $ n+

wn +
z (l G + s )

where $n+ is the resistivity of the substrate and wn+ is the thickness of the substrate.
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(B.4)

Appendix B-2: Internal Capacitances [6]
Equations to calculate each internal capacitance value in reference [6] are shown
here:
(B.5)

C gs = Cox + CN + + C P

where Cox is the capacitance of the gate insulator between the gate and source metal, CN+
is the capacitance between the gate and the n+ source diffusion region, and CP is the
capacitance between the gate and p- body region.

. 2W d ( epi)
C gd = Cox ,, 1 (
X
-

+
))
*

(B.6)

where X is the length between adjoining cells and Wd(epi) is the width of the depletion
region in the epitaxial layer (n- drift region).

Cds =

q# s # 0C B
2(VDS + % B )

(B.7)

where q is the elementary electronic charge, es is the silicon dielectric constant, e0 is the
permeability of free space, CB is epitaxial layer background concentration, VDS is drainto-source voltage, and % B is diode potential.
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Appendix C: Equations to obtain t on and t off [1]
The overall turn-on time (t on ) can be calculated using Equation C.1.
t on = t d + t ri + t fv

(C.1)

where t d is the time to reach the threshold voltage (the time taken to charge the input
capacitance of the device before drain current conduction can start), t ri is the current rise
time, and t fv is the voltage fall time. The current rise time and voltage fall time combined
is called the rise time, t r. The current rise time is the region where the drain currents starts
from zero and reaching up to the load current, while the voltage fall time is the region
where the drain voltage starts to drop and reaches the on-state voltage drop. These values
are related to the internal capacitance by Equations C.2 and C.3.
t d , t ri / (C gs + C gd )

(C.2)

t fv / (C gd )

(C.3)

The overall turn-off time (t off) can be calculated using Equation C.4.
t off = t s + t rv + t fi

(C.4)

where t s is the delay time to discharge the gate, t rv is the drain voltage rise time, and t fi is
the drain current fall time. The current voltage rise time and the current fall time
combined is called the fall time, t f. The voltage rise time is the region where the drain
voltage reaches the supply voltage from on-state voltage, while the current fall time is the
region where the drain current reaches zero from the load current. These values are
related to the internal capacitance by Equations C.5 and C.6. See reference [1 ] for
expanded RC delay expressions.
t s , t fi / (Cgs + C gd )

(C.5)

t rv / (C gd )

(C.6)
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Appendix D: Detailed fabrication steps for a power VDMOS with UIS implant
(50 VDMOS Runsheet: 10/13/2008 version)
#

Step

1

Wafer Scribe

Process Parameters

Process Details and Comments
Scribe Lot number at the flat (front side)
Confirm Wafer lot number before scribing

SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2
2

Remember to add DI water first before
adding HCl or NH4 OH
Heat both SC1 and SC2 to 75°C
Do not add H2 O2 until the bath warms up to
75°C

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

See RCA bench wall for cleaning procedure

3

Field Oxide growth

Recipe 113 (Tube 1)

Warm up the furnace tube to 800°C prior to
the run
Include 5 dummy wafers in front and behind
the device wafers
Target oxide thickness = 6300 Å

4

Faraday Shield Litho

SSI track coat recipe: Coat.rcp
Canon Stepper jobfile:
SDMRF_FARADAY
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating devices
Use F SHIELD mask (1978AUG03T20.44)
Dose: 160 mJ/cm2 Focus: 0.24 µm

5

Faraday Shield Etch

5 minutes BOE etch (MOS grade)
5 minutes DI water rinse + SRD

6

Resist Ash

6" Factory recipe
SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2

7

Remember to add DI water first before
adding HCl or NH4 OH
Heat both SC1 and SC2 to 75°C
Do not add H2 O2 until the bath warms up to
75°C

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

8

Faraday Shield Implant

Nanospec oxide thickness to determine etch
rate and calculate remaining etch time to etch
remaining oxide
Should pull dry (inspect back of wafer)
Check to see if resist has been removed
Use 6" normal ash recipe to remove
remaining resist (if any)

See RCA bench wall for cleaning procedure

B11 // Dose= 5.2E14 cm -2
Implant energy = 60 keV
Max beam current= 70 A

Optimize the beam current and record down
the implant setting
Warm up the furnace tube to 800°C prior to
the run

9

Faraday Shield drive in
Oxide Growth

Recipe 118 (Tube 1)

Street oxide thickness = ~10000 Å
Field oxide thickness = ~13000 Å
Xj (faraday)= ~5.5-6 µm
Rs (faraday)=~450 O/sq

10

Active lithography

SSI track coat recipe: Coat.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating devices
Use ACTIVE mask (1978AUG31T13.55)
Dose: 160 mJ/cm2 Focus: 0.24 µm

11

Active Wet Etch

5 minutes BOE etch with surfactant (MOS
grade)
5 minutes DI water rinse + SRD

12

Resist Ash

6" Factory recipe
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Pull dry (inspect back of wafer)
Nanospec oxide thickness to determine etch
rate and calculate remaining etch time to etch
remaining oxide
Check to see if resist has been removed
Use 6" normal ash recipe to remove
remaining resist

SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2
13

Remember to add DI water first before
adding HCl or NH4 OH
Heat both SC1 and SC2 to 75°C
Do not add H2 O2 until the bath warms up to
75°C

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

See RCA bench wall for cleaning procedure
Pre tube clean prior to the oxide growth
(Recipe 463)
Warm up the furnace tube to 800°C prior to
the run
Include 5 dummy wafers in front and behind
the device wafers
Make sure to add monitor wafer for
measuring polysilicon run
Target oxide thickness = 1000 Å

14

TransLC Clean
Gate oxide

Recipe 463 (Tube 4)
Recipe 462 (Tube 4)

15

Polysilicon Deposition

610 Cº Poly Recipe (ASM 6" Poly/Nitride
Tube)

16

Polysilicon Doping (n+)
Cure
Drive-in
Etch

Spin on Dopant
(N250 Phosphorus Dopant)
P854 or N250
Blue M Oven
Pre-dep Diffusion (Recipe 120 Tube 3)
Etch (BOE 10:1 MOS Grade)
5 minutes DI water rinse + SRD

Include 5 dummy wafers in front and behind
the device wafers
Use monitor wafer to find the deposition rate
SCS Spin Coater:
1. 500 rpm, 1 sec, 1 acc
2. 1300 rpm, 2 sec, 2 acc
3. 3000 rpm, 30 sec, 5 acc
200ºC with Compressed Air (80 scfh)
(15 minutes)
8 minutes (Verify phos dopant is gone)
Target oxide thickness on control wafer =
500 Å
Change the deposition time (~5 sec)

17

TEOS Deposition

Recipe A6- 1M TEOS LS (P5000)

18

Nitride Deposition

Recipe B6- 1M NIT CON (P5000)

19

Gate lithography

SSI track coat recipe: Coat.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

20

Nitride Etch

Use LAM 490: POLY.RCP

21

TEOS Etch

10:1 BOE (MOS Grade)
5 minutes DI water rinse + SRD

1 minute

Target nitride thickness on control wafer =
6000 Å
Change the deposition time (~ 45 sec)
Include 3 dummy wafers before coating
Use POLY mask (1978AUG18T13.50)
Dose: 160 mJ/cm2 Focus: 0.24 µm
Might need to manually pre-align since gate
stack is thick
Alter etch run time to account for Nitride
thickness
Use TEOS SiO2 layer as the end point
detection
Etch time = ~2 min 30 sec

22

Poly Gate Etch

Use LAM 490: POLY.RCP

Alter etch run time to account for Poly
thickness
Use Gate oxide as the end point detection
Etch time = ~ 1 min 30 sec

23

Resist Strip

5 min X 2 Solvent Strip (PRS2000)
5 minutes DI water rinse + SRD

Check to see if resist has been removed

SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2
24

Remember to add DI water first before
adding HCl or NH4 OH
Heat both SC1 and SC2 to 75°C
Do not add H2 O2 until the bath warms up to
75°C

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

See RCA bench wall for cleaning procedure
Shorter HF dip (30 seconds)
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25

Body ion implant

B11 // Dose= 5E13 cm-2
Implant energy = 100 keV
Beam current= 60-80 µA

Optimize the beam current and record down
the implant setting

26

Body drive in

Recipe 124 (Tube 1)

Warm up the furnace tube to 800°C prior to
the run
Target Body oxide thickness = 1000 Å
from gate oxide

27

UIS ion implant

B11 // Dose= 1E14 cm -2
Implant energy = 300 keV
Max beam current= 70 µA

Optimize the beam current and record down
the implant setting
Send out for UIS implant (Cores)

CC nitride Litho

SSI track coat recipe: Coat_THK.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating device
wafers
Use Contact Mask(1978AUG20T00.20)
Dose: 300 mJ/cm2 Focus: 0.24 µm
Change the developer time to 150 seconds

28

29

Nitride Etch

Lam 490: Poly.RCP

Alter etch run time to account for Nitride
thickness
Use TEOS SiO2 layer as the end point
detection
Etch time = ~3 min 30 sec

30

Oxide Etch

10:1 BOE (MOS Grade)
5 minutes DI water rinse + SRD

1 minute

31

Resist Strip

5 minutes X 2 Solvent Strip (PRS2000)
5 minutes DI water Rinse + SRD

Check to see if resist has been removed

32

Source (N+) Litho

SSI track coat recipe: Coat_THK.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating device
wafers
Use N+ mask (1978AUG20T00.03)
Dose: 200 mJ/cm2 Focus: 0.24 µm

33

Source ion implant

P31 // Dose= 4e15 cm -2
Implant energy = 65 keV
Max beam current= 150 µA

Optimize the beam current and record down
the implant setting
Make sure beam current does not exceed
150 µA

34

Resist Ash

6" Factory recipe

Check to see if resist has been removed
Use 6" normal ash recipe to remove
remaining resist

P+ Litho

SSI track coat recipe: Coat.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating device
wafers
Use P+ mask (1978AUG19T18.51)
Dose: 160 or 185 mJ/cm2
Focus: 0.24m

36

P+ ion implant

B11 // Dose= 1E15 cm -2
Implant energy = 40 keV
Max beam current= 70 µA

Optimize the beam current and record down
the implant setting

37

Resist Ash

6" Factory recipe

Check to see if resist has been removed
Use 6" normal ash recipe to remove
remaining resist

35

SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2
38

Remember to DI water first before adding
HCl or NH 4OH
Do not add H2 O2 until the bath warms up to
75°C
Heat both SC1 and SC2 to 75°C

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

39

Poly Re-oxidation

See RCA bench wall for cleaning procedure
Warm up the furnace tube to 800°C prior to
the run

Recipe 175 (Tube 1)
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40

TEOS Deposition (ILD)

Recipe A6- 5kA TEOS LS (P5000)

Target oxide thickness = 5000 Å
Use established program in P5000
and change the time based on monitor wafer
result

41

TEOS Densification
High temperature Anneal

Recipe 24 (Tube 1)

Warm up the furnace tube to 800°C prior to
the run
Make sure H2 and N2 gasses are on

42

CC Litho

SSI track coat recipe: Coat.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Coat 3 dummy wafers before coating device
wafers
Use Contact Mask (1978AUG20T00.20)
Dose: 160 mJ/cm2 Focus: 0.24 µm

43

CC etch

10:1 BOE etch with surfactant (MOS
grade)
5 min DI water rinse + SRD

Nanospec oxide thickness to determine etch
rate and calculate remaining etch time to etch
remaining oxide
5000Å of TEOS SiO2 will take ~10 minutes

44

Resist Ash

6" Factory recipe

Check to see if resist has been removed
Use 6" normal ash recipe to remove
remaining resist (if any)

SC1:
4500 ml DI water
300 ml NH4 OH
1000 ml H2 O2

Remember to add DI water first before
adding HCl or NH4 OH
Do not add H2 O2 until the bath warms up to
75°C
Heat both SC1 and SC2 to 75°C

45

RCA Clean
SC2:
4500 ml DI water
300 ml HCl
1000 ml H2 O2

See RCA bench wall for cleaning procedure
Short (10-15 seconds) HF dip prior to Al
Deposition

Aluminum Deposition

CVC 601Sputter

Target Thickness = 6000-7500A
Power= 2000 Watts
Pre-sputter time = 5 minutes
Sputter Time= 23 minutes
Argon Flow= 20 sccm // Pressure=5 mTorr
Use Glass slide or dummy wafer for Al step
height
Pump down overnight (Low 10-6 Torr)

47

Metal Litho

SSI track coat recipe: Coat_THK.rcp
Canon Stepper jobfile: SDMRF_ACTIVE
SSI track develop recipe: Develop.rcp

Include 3 dummy wafers before coating
Use Metal Mask (1978AUG21T15.14) for
Al Clear Field Mask
Use Metal Mask (Not made yet) for others >
Dark Field Mask
Dose: 200 mJ/cm2 Focus: 0.24 µm

48

Metal Etch

LAM4600
Recipe:122122
SRD

Use the monitor wafer to find out etch rate
SRD immediately after the etch

49

Resist Strip

10 min X 2 Solvent Strip (PRS2000)
5 minutes DI water rinse + SRD

Check to see if resist has been removed

50

Sinter

Recipe 378 (Tube 2)

Warm up the furnace tube to 400°C prior to
the run
420°C with H 2 /N2

46
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Appendix E: Furnace Recipes used for fabricating VDMOS
1.

Recipe 113 (SPECDEV 6300A)

Step
0
1
2
3
4
5
6
7
8

Boat Out
Push In
Stabilize
Ramp Up
Soak
O2 Purge
N2 Purge
Ramp Down
Pull Out
2.

Temp
(Cº)
25
800
800
1100
1100
1100
1100
800
25

N2
(liters)

O2
(liters)

H2
(liters)

5
2
5

3.6

10
10

15
10
5

Recipe 118 (SDMRF_Faraday Anneal)

Boat Out
Push In
Stabilize
Ramp Up
Matching Drive
O2 Flood
Soak
N2 Purge
Ramp Down
Pull Out
3.

Time
(min.)
0
8
5
30
69
5
5
40
10

Step
0
1
2
3
4
5
6
7
8
9

Time
(min.)
0
12
20
30
1200
5
184
5
55
10

Temp
(Cº)
25
800
800
1100
1100
1100
1100
1100
800
25

N2
(liters)

O2
(liters)

H2
(liters)

5
2

3.6

10
10
5
5
15
10
5

Recipe 462 (SMFL 1000A Dry Ox Step)

Boat Out
Start
Push In
Stabilize
Ramp Up
Stabilize
Soak
N2 Purge
Ramp Down
Pull Out

Step
0
1
2
3
4
5
6
7
8
9

Time (min.)
0
0
12
20
20
5
180
5
35
10

Temp (Cº)
25
800
800
800
1000
1000
1000
1000
800
25
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N2 (liters)

O2 (liters)

10
10
5
5
5
2
15
10
5

4.

Recipe 120 (Lfull poly n-type)

Boat Out
Push In
Stabilize
Ramp up
Soak N2
Ramp Down
Pull Out
5.

Time (min.)
0
12
15
20
20
40
10

Temp (Cº)
25
800
800
1000
1000
800
25

N2 (liters)
5
10
10
5
10
10
5

Recipe 175 (LFull850C POLY REO)

Boat Out
Push In
Stabilize
Ramp Up
Stabilize
Soak
N2 Purge
Ramp Down
Pull Out
6.

Step
0
1
2
3
4
5
6

Step
0
1
2
3
4
5
6
7
8

Time
(min.)
0
12
20
5
10
15
10
10
10

Temp
(Cº)
25
800
800
850
850
850
850
800
25

N2
(liters)

O2
(liters)

H2
(liters)

2

3.6

10
10
5
5
15
10
5

Recipe 124 (SDMRF_Body Anneal)

Boat Out
Push In
Stabilize
Ramp Up
Stabilize
Soak
N2 Purge
Ramp Down
Pull Out

Step
0
1
2
3
4
5
6
7
8

Time (min.)
0
12
11
60
10
480
10
60
10
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Temp (Cº)
25
800
800
1100
1100
1100
1100
800
25

N2 (liters)
10
10
5
15
10
15
10
5

7.

Recipe 24 (850C TEOS Densify)

Boat Out
Push In
Stabilize
Ramp Up
N2 Flood
Dry O2
Wet O2
Dry O2
Ramp Down
Pull Out
8.

Step
0
1
2
3
4
5
6
7
8
9

Time
(min.)
0
12
10
20
5
5
5
5
20
10

Temp
(Cº)
25
800
800
1050
1050
1050
1050
1050
800
25

N2
(liters)

O2
(liters)

H2
(liters)

10
2
10

3.6

10
15
10
10

10
5

Recipe 378 (Aquilino Sinter 420C)

Boat Out
Push In
Stabilize
Soak N2 / H2
Purge N2

Step
0
1
2
3
4

Time (min.)
0
12
40
15
5

Temp (Cº)
25
420
420
420
420
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N2 (liters) N2 /H2 (liters)
10
10
5
10

Appendix F: Data obtained in the fabrication laboratory for VI-1 lot.
Step 3 – Field Oxide Growth
M1
VI-1-01 VI-1-05 VI-1-09
Mean (nm)
655.84
632.48
646.2
653.58
Maximum (nm)
659.87
636.14
650.65
657.85
Minimum (nm)
650.0
629.55
641.5
647.27
Standard Deviation (nm) 2.4256
1.6517
2.2363
2.3713
F.1. The field oxide thickness measurements on Tencor SM300 Spectramap after the field
oxide growth step for VDMOS lot 1 (VI-01).
Step 5 – Faraday Shield Oxide Etch
Pre-Etch (nm) Post 5 min. Etch (nm) Etch Rate (nm/min)
1
662.7
409.3
50.68
2
658.8
408.6
50.04
3
659.2
406.1
50.62
4
662.8
412.5
50.06
5
663.1
414.0
49.82
Average
661.32
410.1
50.244
F.2. The field oxide thickness measurements on Nanospec before and after 10:1 BOE
etch to find out the etch rate of the chemical.
Step 9 – Field Oxide Growth
All unit in nm VI-1-01
VI-1-05
VI-1-05
1 (Street)
1037.5
1085.6
1123.0
1 (Field)
1239.5
1284.0
1315.6
2 (Street)
1053.0
1088.9
1116.2
2 (Field)
1250.5
1284.3
1307.2
3 (Street)
1057.9
1091.3
1119.1
3 (Field)
1254.3
1288.4
1310.2
4 (Street)
1054.9
1097.6
1126.0
4 (Field)
1252.5
1294.6
1318.7
5 (Street)
1049.6
1096.4
1126.0
5 (Field)
1249.5
1290.7
1319.1
F.3. The field oxide thickness measurements on Nanospec after the second field oxide
growth step for VDMOS lot 1 (VI-01), showing both street and field region oxide
thicknesses. Putting wafer flat on the bottom, position 1 represents the center of the wafer,
position 2 represents the top left corner of the wafer, position 3 represents the top right
corner of the wafer, position 4 represents the bottom right corner of the wafer, and
position 5 represents the bottom left corner of the wafer
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Step 14 – Gate Oxide Growth
Nanospec (nm)
M1
VI-1-01
VI-1-05
VI-1-05
1
106.2
108.5
106.7
106.8
2
106.0
109.2
107.4
106.4
3
106.2
108.4
107.9
107.1
4
107.4
110.7
107.5
106.6
5
112.5
110.3
110.7
109.5
Spectramap (nm)
M2
M3
Mean
111.63
111.94
Max
115.31
115.08
Min
108.00
107.91
F.4. The gate oxide thickness measurements on Nanospec and Spectramap after the gate
oxide growth step for VDMOS lot 1 (VI-01). The gate oxide was grown using
Recipe 462 in the Bruce furnace 01: Tube 04.
Step 15 & 16 – Polysilicon Deposition / Polysilicon Doping
Spectramap (nm) M2 (95 min) M3 (115 min)
Mean
725.43
843.25
Max
758.22
871.34
Min
696.77
829.22
STDEV
7.651
6.3808
Nanospec (nm)
M2 (95 min) M3 (115 min)
1
607.0
738.8
2
585.6
723.8
3
597.0
732.4
4
601.8
739.7
5
591.8
734.9
F.5.1. The polysilicon thickness measurements on Nanospec and Spectramap for
VDMOS lot 1 (VI-01). The time (in minutes) next to the wafer labels are the polysilicon
deposition times that were used for each wafer.
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Spectramap (nm) M2 (95 min) M3 (115 min)
Mean
447.01
552.69
Max
471.35
567.05
Min
436.92
540.00
STDEV
5.8703
5.579
Nanospec (nm)
M1 (95 min)
M2 (95 min)
M3 (115 min)
1
459.6
447.4
547.7
2
453.2
433.8
534.7
3
457.9
443.2
547.9
4
462.0
449.0
559.4
5
459.6
440.2
544.4
F.5.2. The doped polysilicon thickness measurements on Nanospec and Spectramap for
VDMOS lot 1 (VI-01). The time (in minutes) next to the wafer labels are the polysilicon
deposition times that were used for each wafer.
Step 17 –TEOS SiO 2 Deposition
Spectramap (Exp. 1)
Nanospec (Exp. 1)
Mean (nm)
47.648
1
50.4
Max (nm)
60.325
2
48.4
Min (nm)
44.349
3
48.4
STDEV (nm)
2.0548
4
48.3
(4.312 %)
5
48.2
F.6. TEOS SiO 2 thickness measurements on Nanospec and Spectramap on a dummy
wafer.
Step 18 –PECVD Si 3N4 Deposition
PECVD Nitride Recipe
Exp. 3
Exp. 4
Mean (nm)
667.19
677.4
Max. (nm)
733.50
709.20
Min (nm)
629.13
643.85
STDEV (nm)
24.3.33
15.649
STDEV (%)
3.647
2.310
F.7. PECVD nitride thickness measurements on Spectramap on dummy wafers
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Step 22 –Polysilicon Etch (Gate oxide measurement)
Nanospec (nm) VI-1-01
VI-1-05
VI-1-09
1
104.9
101.4
100.2
2
106.3
101.1
98.8
3
105.3
102.0
99.8
4
107.6
99.9
104.5
5
106.3
104.5
102.4
F.8. Gate oxide thickness measurements after the gate stack etch (unprotected region)
Step 29 –Nitride Etch (Gate Stack thickness measurements)
VI-1-05
VI-1-09
(nm) Pre Post Rate (nm/min) Pre Post Rate (nm/min)
1
873 503
100.9
951 576
102.3
2
900 566
90.9
870 563.8
83.5
3
902 507
107.6
843 500.1
93.6
4
826 424
109.6
858 419.2
119.6
5
846 571
74.8
814 507.4
83.5
F.9. Polysilicon thickness measurements done on Tencor Profilometer before and after
the nitride contact cut etch. VI-1-05 and 09 wafers were used.
Step 40 –TEOS SiO 2 Deposition (Pre-metal dielectric)
Spectramap (Dummy)
Nanospec (Dummy)
Mean (nm)
458.2
1
452.5
Max (nm)
473.65
2
476.3
Min (nm)
443.38
3
474.2
STDEV (nm)
8.305
4
470.5
(1.013%)
5
471.3
F.10. TEOS SiO 2 (PMD layer) thickness measurements on Nanospec and Spectramap on
a dummy wafer. The target thickness was 500 nm.
Step 45 –Aluminum Deposition
(nm)
Profilometer
867.4
1
784.5
2
791.9
3
804.1
4
740.3
5
F.11. Aluminum film thickness measurements done on Tencor Profilometer.
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Appendix G: Parameters used in Canon stepper / Verniers
Exp. Dose Focus AA Offset
[mJ/cm2 ] [µm]
[µm]
F Shield SDMRF_FARADAY 1978AUG03T20.44
160
0.24
0
Active
SDMRF_ACTIVE 1978AUG31T13.55
160
0.24
0
Poly
SDMRF_ACTIVE 1978AUG18T13.50
160
0.24
0
N PLUS
SDMRF_ACTIVE 1978AUG20T00.03
200
0.24
+1 (y)
P PLUS
SDMRF_ACTIVE 1978AUG19T18.51 160 or 185 0.24
+1 (y)
Contact
SDMRF_ACTIVE 1978AUG20T00.20 300/160 0.24
+1 (y)
Metal
SDMRF_ACTIVE 1978AUG21T15.14
200
0.24
+1 (y)
Pad
SDMRF_ACTIVE 1978SEP21T16.04
160
0.24
+1 (y)
G.1. Parameters used in Canon stepper for fabricating VDMOS.
Mask Set

Job Name

Mask Label

G.2. The micrograph images of verniers after each lithography step.
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Appendix H: Polysilicon recipe

H.1. Deposition recipe used to deposit polysilicon layer at 610ºC. Step 44 was varied to
deposit a proper polysilicon thickness (600 nm).
Appendix I: Set-up parameters used for dry etch on LAM490
FPoly6k.RCP
1
2
3
Pressure (mTorr)
325
325
325
RF Power (Watts)
0
140
140
Gap (cm)
1.65
1.65
1.65
CF4 Flow (sccm)
0
0
0
O2 Flow (sccm)
15
15
15
He Flow (sccm)
0
0
0
SF6 Flow (sccm)
150
150
150
Time (sec)
30
120
10 % overetch
I.1. The etch recipe used to etch polysilicon layer on the backside of wafers on LAM 490
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POLY.RCP
1
2
Pressure (mTorr)
325
325
RF Power (Watts)
0
140
Gap (cm)
0.9
0.9
CF4 Flow (sccm)
0
0
O2 Flow (sccm)
40
40
He Flow (sccm)
0
0
SF6 Flow (sccm)
150
150
Time (sec)
30
~155
I.2. The etch recipe used to etch PECVD nitride layer on LAM 490
Appendix J: Set-up parameters used for TEOS SiO2 deposition on P5000
Set-Up
Deposit De-scum
Time (sec)
15
4.5
10
Pressure (Torr)
9.0
9.0
9.0
RF Power (W)
0
290
50
Susc. Temp. (ºC)
390
390
390
Susc. Spacing (mil)
220
220
999
O2 Flow (sccm)
285
285
285
TEOS Flow (sccm)
400
400
J.1. Deposition recipe used to deposit 50 nm of TEOS SiO 2 layer.
Set-Up
Deposit De-scum
Time (sec)
15
48.5
10
Pressure (Torr)
9.0
9.0
9.0
RF Power (W)
0
290
50
Susc. Temp. (ºC)
390
390
390
Susc. Spacing (mil)
220
220
999
O2 Flow (sccm)
285
285
285
TEOS Flow (sccm)
400
400
J.2. Deposition recipe used to deposit 500 nm of TEOS SiO 2 layer.
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Appendix K: Set-up parameters used for PECVD silicon nitride deposition on
P5000
Set-Up
Deposit De-scum
Time (sec)
15
46.6
15
Pressure (Torr)
4.5
4.5
4.5
RF Power (W)
0
600
0
Susc. Temp. (ºC)
400
400
400
Susc. Spacing (mil)
290
290
999
N2 Flow (sccm)
2000
2000
2000
SiH4
130
130
0
NH3
60
60
0
K.1. Deposition recipe used to deposit 600 nm of PECVD silicon nitride layer.
Appendix L: Set-up parameters used for aluminum film deposition on CVC 601
Set-Up
Base Pressure (Torr)
1.6 x 10-6
Power (watts)
2000
Argon Gas Flow (sccm)
20
Gas Pressure (mTorr)
5
Pre-Sputter Time (sec)
300
Sputter Time (sec)
1380
Material
Al/Si 1%
L.1. Deposition recipe used to deposit 800-900 nm of aluminum film.
Appendix M: Set-up parameters used for dry etching aluminum on LAM4600
Recipe: 122122
Stabilize
Etch AlO2 Etch Over-Etch
Pressure (mTorr)
300
300
300
300
RF Top (watts)
0
0
0
0
RF Bottom (watts)
0
250
125
125
Gap (cm)
3
3
3
3
N2 Flow (sccm)
25
25
40
50
BCl3 Flow (sccm)
100
100
50
50
Cl2 Flow (sccm)
150
150
150
150
C Form (sccm)
15
15
15
15
Time (sec)
15
8
200
0
M.1. The etch recipe used to etch aluminum film on LAM 4600

132

300
0
0
5.3
50
0
150
15
15

Appendix N: ATHENA and ATLAS simulation code
ATHENA simulation
VDMOS fabrication simulation with UIS implant
method Full.cpl High concentration
#--------------------#
# Start ATHENA #
#--------------------#
go athena
#-----------------#
# Mesh Define #
#-----------------#
line x loc=0.00 spac=0.5
line x loc=1.00 spac=0.1
line x loc=1.50 spac=0.05
line x loc=4.50 spac=0.05
line x loc=5.00 spac=1
line x loc=8.00 spac=3
line y loc=0.00 spac=0.01
line y loc=0.50 spac=0.01
line y loc=.75 spac=0.05
line y loc=1.25 spac=0.05
line y loc=2.00 spac=0.2
line y loc=3.00 spac=0.5
line y loc=4.00 spac=1
line y loc=5.00 spac=3
#-------------------#
# Mesh Initialize #
#-------------------#
init silicon c.phosphor=1.5e15 orientation=100
#--------------#
# METHOD #
#--------------#
method high.conc full.cpl
method grid.oxide=0.01 gridinit.ox=0.01
interst silicon /oxide theta.0=6.2e7 weto2
interst silicon /oxide theta.0=6.2e7 dryo2
#-------------------------------#
# 14 Gate Oxide "Growth" #
#-------------------------------#
diffus time=20 temp=800 f.n2=10.0
diffus time=20 temp=800 t.final=1000 f.n2=5.0
diffus time=5 temp=1000 f.n2=5.0
diffus time=168 temp=1000 f.o2=5.0
diffus time=5 temp=1000 f.n2=5.0
diffus time=35 temp=1000 t.final=800 f.n2=10.0
extract name="gate oxide" thickness material="SiO~2" mat.occno=1 x.val=3
#-------------------------------------------#
# 15-16 Poly Deposition and Doping #
#-------------------------------------------#
# 500 nm of polysilicon is deposited #
deposit polysilicon thick=0.5 dy=0.05
# polysilicon doping step is not included in here
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#--------------------------#
# 17 TEOS Deposition #
#--------------------------#
# 50 nm of TEOS is deposited #
deposit oxide thick=0.05 dy=0.01
#---------------------------#
# 18 Nitride Deposition #
#---------------------------#
# 500 nm of low stress nitride is deposited #
deposit nitride thick=0.5 dy=0.05
#------------------------------#
# 19-24 Gate Lithography #
#------------------------------#
# These steps include:
# Gate litho, Hard bake, Nitride etch, TEOS etch, Poly etch, PR ash, RCA Clean #
# Masking material not shown in here is Photoresist #
etch nitride start x=4 y=-0.5
etch cont x=8 y=-0.5
etch cont x=8 y=-2.0
etch done x=4 y=-2.0
etch oxide start x=4 y=-0.5
etch cont x=8 y=-0.5
etch cont x=8 y=-2.0
etch done x=4 y=-2.0
etch polysilicon right x=4
#--------------------------#
# 25 P (Body) Implant #
#--------------------------#
# Body (lighter p) implant
implant boron dose=5e13 energy=100 tilt=7 rotation=45 crystal
struct outfile=after_p_implant_Nitfull.str
#tonyplot after_p_implant_Nitfull.str
#---------------------------#
# 26 P (Body) Drive In #
#---------------------------#
# Stabilize #
diffus time=11 temp=800 f.n2=10.0
# Long drive-in to achieve the channel length of ~2um #
# Ramp to 1100 in N2 and Anneal @ 1100 in N2 #
diffus time=60 temp=800 t.final=1100 f.n2=5.0
diffus time=10 temp=1100 f.n2=15.0
diffus time=480 temp=1100 f.n2=10.0
diffus time=10 temp=1100 f.n2=15.0
diffus time=60 temp=1100 t.final=800 f.n2=10.0
struct outfile=after_p_drive_Nitfull.str
tonyplot after_p_drive_Nitfull.str
extract name="xj1" xj material="Silicon" mat.occno=1 y.val=0.55 junc.occno=1
#--------------------------#
# 27 P+ (UIS) Implant #
#--------------------------#
implant boron dose=1e14 energy=300 tilt=7 rotation=45 crystal
struct outfile=after_UIS_implant_Nitfull.str
tonyplot after_UIS_implant_Nitfull.str
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#--------------------#
# 28 Etch Nitride #
#--------------------#
Etching all nitride layer with Hot Phos Etch
Thin (50nm) TEOS layer will not be etched
etch nitride start x=0 y=-0.5
etch cont x=4 y=-0.5
etch cont x=4 y=-2
etch done x=0 y=-2
#--------------------------------#
# 29-32 N+ Photo / Implant #
#--------------------------------#
Poly is acting as a implant mask for N+
Cross-section of where p+ does not exist - N+ will be everywhere except the gate for this setting #
implant phosphor do se=4e15 energy=65 tilt=7 rotation=45 crystal
#-------------------------------------------#
# 33-37 p+ Photo / Implant (EXTRA)#
#-------------------------------------------#
These steps can be added if necessary
For this cross section P+ will not exist in any area#
#-------------------#
# 38 Poly Re-ox #
#-------------------#
method fermi
diffuse time=5 temp=800 t.final=900 f.n2=5.0
diffuse time=20 temp=900 f.o2=10.0
diffuse time=5 temp=900 f.h2=3.6 f.o2=2.0 f.n2=1.0
diffuse time=10 temp=900 t.final=800 f.n2=5.0
#--------------------------#
# 39 TEOS Deposition #
#--------------------------#
deposit oxide thick=0.2
#----------------------------------------------------------------------#
# 40 TEOS Densification / High Temperature Multi Anneal #
#----------------------------------------------------------------------#
# Stabilize
diffus time=10 temp=800 f.n2=15.0
diffus time=20 temp=800 t.final=1050 f.n2=10.0
method high.conc full.cpl
method grid.oxide=0.01 gridinit.ox=0.01
interst silicon /oxide theta.0=6.2e7 weto2
interst silicon /oxide theta.0=6.2e7 dryo2
diffus time=5 temp=1050 f.n2=10.0
diffus time=5 temp=1050 f.o2=10.0
diffus time=5 temp=1050 f.h2=3.6 f.o2=2.0 f.n2=1.0
diffus time=5 temp=1050 f.o2=10.0
diffus time=20 temp=1050 t.final=800 f.n2=10.0
extract name="xj11" xj material="Silicon" mat.occno=1 y.val=0.55 junc.occno=1
extract name="xj22" xj material="Silicon" mat.occno=1 y.val=0.55 junc.occno=2
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#-------------------------------------#
# 41-43 Contact Cut Litho/Etch #
#-------------------------------------#
etch oxide start x=6 y=0.5
etch cont x=7 y=0.5
etch cont x=7 y=-2.0
etch done x=6 y=-2.0
etch silicon start x=6 y=1
etch cont x=7 y=1
etch cont x=7 y=-0.5
etch done x=6 y=-0.5
#--------------------------------#
# 44 Aluminum Deposition #
#-------------------------------#
deposit aluminum thick=0.75
#----------------------------------#
# 45-46 Aluminum Litho/Etch #
#-----------------------------------#
etch aluminum left p1.x=5.8
etch aluminum right p1.x=7.2
extract name="Vt at x=3.4 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.4
extract name="Vt at x=3.2 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.2
extract name="Vt at x=3.0 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.0
extract name="Vt at x=2.5 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=2.5
electrode name=source x=6.5
electrode name=gate x=2 y=-0.2
electrode name=drain backside
struct outfile=2dimensional_Nitfull.str
tonyplot 2dimensional_Nitfull.str
quit
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ATLAS simulation
VDMOS fabrication simulation with UIS implant
go atlas
init infile=2dimensional_Nitfull.str
#---------------#
# MODEL #
#---------------#
models cvt print conmob fldmob srh
#-------------------#
# Define Contact #
#-------------------#
contact name=gate n.poly
#----------------------#
# METHOD
#
#----------------------#
method gummel newton
#-----------------------#
# Vt Transfer Curve #
#-----------------------#
solve init
solve vdrain=0.1
log outf=lin_vtsweep.log
solve name=gate vstep=0.1 vgate=0 vfinal=10
extract name="lin_vt" xintercept(maxslope(curve(abs(v."gate"),abs(i."drain"))))
extract name="lin_gm_max" slope(maxslope(curve(abs(v."gate"),abs(i."drain"))))
tonyplot lin_vtsweep.log
log off
solve init
solve vdrain=0.1
solve vdrain=2.5
solve vdrain=5
solve vdrain=10
log outf=sat_vtsweep.log
solve name=gate vstep=0.1 vgate=0 vfinal=10
extract name="sat_vt" #xintercept(maxslope(curve(abs(v."gate"),abs(i."drain")^(1/2))))
extract name="sat_gm_max" slope(maxslope(curve(abs(v."gate"),abs(i."drain"))))
tonyplot sat_vtsweep.log
log off
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#----------------------#
# Family of Curves #
#----------------------#
solve init
solve vgate=3 outf=solve_tmp1
solve vgate=4 outf=solve_tmp2
solve vgate=5 outf=solve_tmp3
solve vgate=6 outf=solve_tmp4
solve vgate=6.5 outf=solve_tmp5
#load in temporary files and ramp Vds
load infile=solve_tmp1
log outf=mos1.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp2
log outf=mos2.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp3
log outf=mos3.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp4
log outf=mos4.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp5
log outf=mos5.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
extract max current and saturation slope
extract name="nidsmax" max(i."drain")
extract name="sat_slope" slope(minslope(curve(v."drain",i."drain")))
tonyplot -overlay -st mos1.log mos2.log mos3.log mos4.log mos5.lo g
log off
quit
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ATHENA simulation
VDMOS fabrication simulation without UIS implant
#--------------------#
# Start ATHENA #
#--------------------#
go athena
#-----------------#
# Mesh Define #
#-----------------#
line x loc=0.00 spac=0.5
line x loc=1.00 spac=0.1
line x loc=1.50 spac=0.05
line x loc=4.50 spac=0.05
line x loc=5.00 spac=1
line x loc=8.00 spac=3
line y loc=0.00 spac=0.01
line y loc=0.50 spac=0.01
line y loc=.75 spac=0.05
line y loc=1.25 spac=0.05
line y loc=2.00 spac=0.2
line y loc=3.00 spac=0.5
line y loc=4.00 spac=1
line y loc=5.00 spac=3
#-------------------#
# Mesh Initialize #
#-------------------#
init silicon c.phosphor=1.5e15 orientation=100
#--------------#
# METHOD #
#--------------#
method high.conc full.cpl
method grid.oxide=0.01 gridinit.ox=0.01
interst silicon /oxide theta.0=6.2e7 weto2
interst silicon /oxide theta.0=6.2e7 dryo2
#-------------------------------#
# 17 Gate Oxide "Growth" #
#-------------------------------#
diffus time=20 temp=800 f.n2=10.0
diffus time=20 temp=800 t.final=1000 f.n2=5.0
diffus time=5 temp=1000 f.n2=5.0
diffus time=168 temp=1000 f.o2=5.0
diffus time=5 temp=1000 f.n2=5.0
diffus time=35 temp=1000 t.final=800 f.n2=10.0
#extract name="gate oxide" thickness material="SiO~2" mat.occno=1 x.val=3
#-------------------------------------------#
# 18-19 Poly Deposition and Doping #
#-------------------------------------------#
# 500 nm of polysilicon is deposited #
deposit polysilicon thick=0.5 dy=0.05
# polysilicon doping step is not included in here
#------------------------------------#
# 20 Backside Polysilicon Etch #
#------------------------------------#
# Taking off polysilicon on backside of wafers
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#--------------------------#
# 21 TEOS Deposition #
#--------------------------#
# 50 nm of TEOS is deposited #
deposit oxide thick=0.05 dy=0.01
#---------------------------#
# 22 Nitride Deposition #
#---------------------------#
# 500 nm of low stress nitride is deposited #
deposit nitride thick=0.5 dy=0.05
#------------------------------#
# 23-29 Gate Lithography #
#------------------------------#
# These steps include:
# Gate litho, Hard bake, Nitride etch, TEOS etch, Poly etch, PR ash, RCA Clean #
# Masking material not shown in here is Photoresist #
etch nitride start x=4 y=-0.5
etch cont x=8 y=-0.5
etch cont x=8 y=-2.0
etch done x=4 y=-2.0
etch oxide start x=4 y=-0.5
etch cont x=8 y=-0.5
etch cont x=8 y=-2.0
etch done x=4 y=-2.0
etch polysilicon right x=4
#--------------------------#
# 30 P (Body) Implant #
#--------------------------#
# Body (lighter p) implant
implant boron dose=5e13 energy=100 tilt=7 rotation=45 crystal
struct outfile=after_p_implant_Nitfull_noU.str
#tonyplot after_p_implant_Nitfull_noU.str
#------------------------------------------------#
# 31-32 RCA Clean > P (Body) Drive In #
#------------------------------------------------#
# Stabilize #
diffus time=11 temp=800 f.n2=10.0
# Long drive-in to achieve the channel length of ~2um #
# Ramp to 1100 in N2 and Anneal @ 1100 in N2 #
diffus time=60 temp=800 t.final=1100 f.n2=5.0
diffus time=10 temp=1100 f.n2=15.0
diffus time=480 temp=1100 f.n2=10.0
diffus time=10 temp=1100 f.n2=15.0
diffus time=60 temp=1100 t.final=800 f.n2=10.0
struct outfile=after_p_drive_Nitfull_noU.str
#tonyplot after_p_drive_Nitfull_noU.str
extract name="xj1" xj material="Silicon" mat.occno=1 y.val=0.55 junc.occno=1
#--------------------------#
# 33 P+ (UIS) Implant #
#--------------------------#
#implant boron dose=1e14 energy=300 tilt=7 rotation=45 crystal
#struct outfile=after_UIS_implant_Nitfull_noU.str
#tonyplot after_UIS_implant_Nitfull_noU.str
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#--------------------#
# 34 Etch Nitride #
#--------------------#
#Etching all nitride layer with Hot Phos Etch
#Thin (50nm) TEOS layer will not be etched
etch nitride start x=0 y=-0.5
etch cont x=4 y=-0.5
etch cont x=4 y=-2
etch done x=0 y=-2
#--------------------------------#
# 35-39 N+ Photo / Implant #
#--------------------------------#
# Poly is acting as a implant mask for N+
# Crosssection of where p+ does not exist- N+ will be everywhere except the gate for this setting #
implant phosphor dose=4e15 energy=65 tilt=7 rotation=45 crystal
#--------------------------------#
# 40-45 p+ Photo / Implant#
#--------------------------------#
#These steps can be added if necessary
#For this cross section P+ will not exist in any area#
#-------------------#
# 46 Poly Re-ox #
#-------------------#
method fermi
diffuse time=5 temp=800 t.final=900 f.n2=5.0
diffuse time=20 temp=900 f.o2=10.0
diffuse time=5 temp=900 f.h2=3.6 f.o2=2.0 f.n2=1.0
diffuse time=10 temp=900 t.final=800 f.n2=5.0
#--------------------------#
# 47 TEOS Deposition #
#--------------------------#
deposit oxide thick=0.2
#-----------------------------------------------------------------------#
# 48 TEOS Densification / High Temperature Multi Anneal #
#-----------------------------------------------------------------------#
# Stabilize
diffus time=10 temp=800 f.n2=15.0
diffus time=20 temp=800 t.final=1050 f.n2=10.0
method high.conc full.cpl
method grid.oxide=0.01 gridinit.ox=0.01
interst silicon /oxide theta.0=6.2e7 weto2
interst silicon /oxide theta.0=6.2e7 dryo2
diffus time=5 temp=1050 f.n2=10.0
diffus time=5 temp=1050 f.o2=10.0
diffus time=5 temp=1050 f.h2=3.6 f.o2=2.0 f.n2=1.0
diffus time=5 temp=1050 f.o2=10.0
diffus time=20 temp=1050 t.final=800 f.n2=10.0
extract name="xj11" xj material="Silicon" mat.occno=1 y.val=0.25 junc.occno=1
extract name="xj22" xj material="Silicon" mat.occno=1 y.val=0.25 junc.occno=2
extract name="Channel Length" $"xj22" - $"xj11"
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#-------------------------------------#
# 49-51 Contact Cut Litho/Etch #
#-------------------------------------#
etch oxide start x=6 y=0.5
etch cont x=7 y=0.5
etch cont x=7 y=-2.0
etch done x=6 y=-2.0
etch silicon start x=6 y=1
etch cont x=7 y=1
etch cont x=7 y=-0.5
etch done x=6 y=-0.5
#------------------------#
# 52 TiSi Deposition #
#------------------------#
#--------------------------------#
# 53 Aluminum Deposition #
#--------------------------------#
deposit aluminum thick=0.75
#-----------------------------------#
# 54-55 Aluminum Litho/Etch #
#-----------------------------------#
etch aluminum left p1.x=5.8
etch aluminum right p1.x=7.2
extract name="Vt at x=3.4 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.4
extract name="Vt at x=3.2 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.2
extract name="Vt at x=3.0 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=3.0
extract name="Vt at x=2.5 um for SIEN" 1dvt ntype bias=0 bias.step=0.1 \
bias.stop=10.0 x.val=2.5
electrode name=source x=6.5
electrode name=gate x=2 y=-0.2
electrode name=drain backside
struct outfile=2dimensional_Nitfull_noU.str
tonyplot 2dimensional_Nitfull_noU.str
quit
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ATLAS simulation
VDMOS fabrication simulation without UIS implant
go athena
init infile=2dimensional_Nitfull_noU.str
extract name="xjemitter" xj material="Silicon" mat.occno=1 x.val=7.5 #junc.occno=1
extract name="xjbody" xj material="Silicon" mat.occno=1 x.val=7.5 junc.occno=2
extract name="xj1" xj material="Silicon" mat.occno=1 y.val=0.25 junc.occno=1
extract name="xj2" xj material="Silicon" mat.occno=1 y.val=0.25 junc.occno=2
extract name="Channel Length" $"xj2" - $"xj1"
go atlas
init infile=2dimensional_Nitfull_noU.str
#--------------#
# MODEL #
#--------------#
models cvt print conmob fldmob srh
#--------------------#
# Define Contact #
#--------------------#
contact name=gate n.poly
#-------------------#
# METHOD #
#-------------------#
method gummel newton
#-------------------#
# Vt Transfer Curve #
#-------------------#
solve init
solve vdrain=0.1
log outf=lin_vtsweepnU.log
solve name=gate vstep=0.1 vgate=0 vfinal=10
extract name="lin_vtnU" #xintercept(maxslope(curve(abs(v."gate"),abs(i."drain"))))
extract name="lin_gm_max_nU" #slope(maxslope(curve(abs(v."gate"),abs(i."drain"))))
tonyplot lin_vtsweepnU.log
log off
solve init
solve vdrain=0.1
solve vdrain=2.5
solve vdrain=5
solve vdrain=10
log outf=sat_vtsweepnU.log
solve name=gate vstep=0.1 vgate=0 vfinal=10
extract name="sat_vtnU" xintercept(maxslope(curve(abs(v."gate"),abs(i."drain")^(1/2))))
tonyplot sat_vtsweepnU.log
log off
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#----------------------#
# Family of Curves #
#----------------------#
solve init
solve vgate=3 outf=solve_tmp11
solve vgate=4 outf=solve_tmp22
solve vgate=5 outf=solve_tmp33
solve vgate=6 outf=solve_tmp44
solve vgate=6.5 outf=solve_tmp55
load in temporary files and ramp Vds
load infile=solve_tmp11
log outf=mosn1.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp22
log outf=mosn2.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp33
#log outf=mosn3.log
#solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp44
log outf=mosn4.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
load infile=solve_tmp55
log outf=mosn5.log
solve name=drain vdrain=0 vfinal=30 vstep=0.5
# extract max current and saturation slope
extract name="nidsmax_nU" max(i."drain")
extract name="sat_slope_nU" slope(minslope(curve(v."drain",i."drain")))
tonyplot -overlay -st mosn1.log mosn2.log mosn3.log mosn4.log mosn5.log
log off
quit
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